

================================================================
== Vitis HLS Report for 'finalize_attn'
================================================================
* Date:           Wed Jul 31 17:05:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17087|    17087|  0.171 ms|  0.171 ms|  17087|  17087|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_32_10_s_fu_320          |exp_32_10_s          |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_exp_32_10_s_fu_337          |exp_32_10_s          |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_exp_32_10_s_fu_354          |exp_32_10_s          |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_recip_fixed_32_10_s_fu_371  |recip_fixed_32_10_s  |       49|       49|   0.490 us|   0.490 us|    1|    1|      yes|
        |grp_recip_fixed_32_10_s_fu_376  |recip_fixed_32_10_s  |       49|       49|   0.490 us|   0.490 us|    1|    1|      yes|
        |grp_recip_fixed_32_10_s_fu_381  |recip_fixed_32_10_s  |       49|       49|   0.490 us|   0.490 us|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                              Loop Name                                             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted  |    17085|    17085|        59|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1291|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       15|    72|   21093|   13307|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     387|    -|
|Register         |        -|     -|    2406|     320|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|    72|   23499|   15305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     5|      10|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |grp_exp_32_10_s_fu_320          |exp_32_10_s          |        5|  21|   720|   740|    0|
    |grp_exp_32_10_s_fu_337          |exp_32_10_s          |        5|  21|   720|   740|    0|
    |grp_exp_32_10_s_fu_354          |exp_32_10_s          |        5|  21|   720|   740|    0|
    |mul_31ns_32s_54_1_1_U925        |mul_31ns_32s_54_1_1  |        0|   3|     0|    20|    0|
    |mul_31ns_32s_54_1_1_U926        |mul_31ns_32s_54_1_1  |        0|   3|     0|    20|    0|
    |mul_31ns_32s_54_1_1_U927        |mul_31ns_32s_54_1_1  |        0|   3|     0|    20|    0|
    |mux_42_32_1_1_U915              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U916              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U917              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U918              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U919              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U920              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U921              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U922              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U923              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U924              |mux_42_32_1_1        |        0|   0|     0|    20|    0|
    |grp_recip_fixed_32_10_s_fu_371  |recip_fixed_32_10_s  |        0|   0|  6311|  3609|    0|
    |grp_recip_fixed_32_10_s_fu_376  |recip_fixed_32_10_s  |        0|   0|  6311|  3609|    0|
    |grp_recip_fixed_32_10_s_fu_381  |recip_fixed_32_10_s  |        0|   0|  6311|  3609|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |Total                           |                     |       15|  72| 21093| 13307|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_433_p2                   |         +|   0|  0|  22|          15|           1|
    |add_ln165_1_fu_492_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln165_fu_646_p2                   |         +|   0|  0|  15|           8|           1|
    |add_ln167_fu_486_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln220_fu_1093_p2                  |         +|   0|  0|  15|           8|           4|
    |add_ln222_fu_1133_p2                  |         +|   0|  0|  10|           3|           2|
    |curr_softmax_sum_V_12_fu_1548_p2      |         +|   0|  0|  39|          32|          23|
    |curr_softmax_sum_V_13_fu_1554_p2      |         +|   0|  0|  39|          32|          32|
    |curr_softmax_sum_V_2_fu_1404_p2       |         +|   0|  0|  39|          32|          23|
    |curr_softmax_sum_V_3_fu_1410_p2       |         +|   0|  0|  39|          32|          32|
    |curr_softmax_sum_V_7_fu_1476_p2       |         +|   0|  0|  39|          32|          23|
    |curr_softmax_sum_V_8_fu_1482_p2       |         +|   0|  0|  39|          32|          32|
    |q_patch_unadjusted_2_fu_1223_p2       |         +|   0|  0|  15|           8|           1|
    |q_patch_unadjusted_base_fu_587_p2     |         +|   0|  0|  15|           8|           3|
    |q_patch_unadjusted_block_2_fu_593_p2  |         +|   0|  0|  13|           6|           1|
    |exp_arg_V_1_fu_784_p2                 |         -|   0|  0|  39|           1|          32|
    |exp_arg_V_4_fu_921_p2                 |         -|   0|  0|  39|           1|          32|
    |exp_arg_V_7_fu_1058_p2                |         -|   0|  0|  39|           1|          32|
    |ret_V_251_fu_903_p2                   |         -|   0|  0|  40|          33|          33|
    |ret_V_252_fu_1040_p2                  |         -|   0|  0|  40|          33|          33|
    |ret_V_fu_766_p2                       |         -|   0|  0|  40|          33|          33|
    |and_ln163_fu_460_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln221_fu_1123_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage0_iter58    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1542                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op510_write_state59      |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_685_p2                       |      icmp|   0|  0|  11|           8|           8|
    |cmp9023_fu_619_p2                     |      icmp|   0|  0|  10|           6|           1|
    |cmp90_mid1_fu_613_p2                  |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln163_fu_427_p2                  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln165_fu_442_p2                  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln167_fu_454_p2                  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln175_fu_480_p2                  |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln220_fu_1081_p2                 |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln221_fu_1117_p2                 |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln222_fu_1150_p2                 |      icmp|   0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |or_ln165_fu_466_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln221_fu_1111_p2                   |        or|   0|  0|   2|           1|           1|
    |curr_softmax_bias_V_12_fu_750_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_bias_V_13_fu_799_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_bias_V_14_fu_887_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_bias_V_15_fu_936_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_bias_V_16_fu_1024_p3     |    select|   0|  0|  32|           1|          32|
    |curr_softmax_bias_V_17_fu_1073_p3     |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_15_fu_1372_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_16_fu_1416_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_17_fu_1444_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_18_fu_1488_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_19_fu_1516_p3      |    select|   0|  0|  32|           1|          32|
    |curr_softmax_sum_V_20_fu_1560_p3      |    select|   0|  0|  32|           1|          32|
    |grp_exp_32_10_s_fu_320_x              |    select|   0|  0|  32|           1|          32|
    |grp_exp_32_10_s_fu_337_x              |    select|   0|  0|  32|           1|          32|
    |grp_exp_32_10_s_fu_354_x              |    select|   0|  0|  32|           1|          32|
    |q_patch_fu_1103_p3                    |    select|   0|  0|   9|           1|           9|
    |select_ln163_1_fu_606_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln163_2_fu_625_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln163_3_fu_632_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln163_4_fu_639_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln163_fu_599_p3                |    select|   0|  0|   8|           1|           1|
    |select_ln165_1_fu_652_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln165_2_fu_659_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln165_3_fu_498_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln165_fu_472_p3                |    select|   0|  0|   3|           1|           1|
    |select_ln222_fu_1143_p3               |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln163_fu_448_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln220_fu_1087_p2                  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|1291|         479|         994|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load           |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load             |   9|          2|   11|         22|
    |ap_sig_allocacmp_k_patch_load                    |   9|          2|    8|         16|
    |ap_sig_allocacmp_q_patch_unadjusted_1_load       |   9|          2|    8|         16|
    |ap_sig_allocacmp_q_patch_unadjusted_block_load   |   9|          2|    6|         12|
    |ap_sig_allocacmp_q_patch_unadjusted_load         |   9|          2|    8|         16|
    |ap_sig_allocacmp_q_patch_unadjusted_offset_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_softmax_biases_V_10_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_11_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_1_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_2_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_3_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_4_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_5_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_6_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_7_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_8_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_9_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_biases_V_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_10_load          |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_11_load          |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_1_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_2_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_3_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_4_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_5_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_6_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_7_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_8_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_9_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_softmax_sums_V_load             |   9|          2|   32|         64|
    |attn_softmax_info_stream_blk_n                   |   9|          2|    1|          2|
    |attn_stream_blk_n                                |   9|          2|    1|          2|
    |indvar_flatten20_fu_184                          |   9|          2|   15|         30|
    |indvar_flatten_fu_172                            |   9|          2|   11|         22|
    |k_patch_fu_168                                   |   9|          2|    8|         16|
    |q_patch_unadjusted_1_fu_180                      |   9|          2|    8|         16|
    |q_patch_unadjusted_block_fu_176                  |   9|          2|    6|         12|
    |q_patch_unadjusted_fu_160                        |   9|          2|    8|         16|
    |q_patch_unadjusted_offset_fu_164                 |   9|          2|    3|          6|
    |qxk_stream_blk_n                                 |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 387|         86|  891|       1782|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |and_ln163_reg_1836                   |    1|   0|    1|          0|
    |and_ln163_reg_1836_pp0_iter1_reg     |    1|   0|    1|          0|
    |and_ln221_reg_1909                   |    1|   0|    1|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg           |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg           |    1|   0|    1|          0|
    |attn_blocks_0_2_fu_188               |  128|   0|  128|          0|
    |attn_blocks_1_2_fu_192               |  128|   0|  128|          0|
    |attn_blocks_2_2_fu_196               |  128|   0|  128|          0|
    |attn_blocks_3_2_fu_200               |  128|   0|  128|          0|
    |cmp50_reg_1853                       |    1|   0|    1|          0|
    |curr_softmax_bias_V_13_reg_1872      |   32|   0|   32|          0|
    |curr_softmax_bias_V_15_reg_1886      |   32|   0|   32|          0|
    |curr_softmax_bias_V_17_reg_1900      |   32|   0|   32|          0|
    |curr_softmax_sum_V_10_reg_1939       |   32|   0|   32|          0|
    |curr_softmax_sum_V_5_reg_1928        |   32|   0|   32|          0|
    |curr_softmax_sum_V_reg_1917          |   32|   0|   32|          0|
    |exp_V_1_reg_1933                     |   31|   0|   31|          0|
    |exp_V_2_reg_1944                     |   31|   0|   31|          0|
    |exp_V_reg_1922                       |   31|   0|   31|          0|
    |grp_exp_32_10_s_fu_320_ap_start_reg  |    1|   0|    1|          0|
    |grp_exp_32_10_s_fu_337_ap_start_reg  |    1|   0|    1|          0|
    |grp_exp_32_10_s_fu_354_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln165_reg_1827                  |    1|   0|    1|          0|
    |icmp_ln165_reg_1827_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln175_reg_1848                  |    1|   0|    1|          0|
    |icmp_ln175_reg_1848_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln222_reg_1913                  |    1|   0|    1|          0|
    |indvar_flatten20_fu_184              |   15|   0|   15|          0|
    |indvar_flatten_fu_172                |   11|   0|   11|          0|
    |k_patch_fu_168                       |    8|   0|    8|          0|
    |p_Result_80_reg_1881                 |    1|   0|    1|          0|
    |p_Result_81_reg_1895                 |    1|   0|    1|          0|
    |p_Result_s_reg_1867                  |    1|   0|    1|          0|
    |q_patch_unadjusted_1_fu_180          |    8|   0|    8|          0|
    |q_patch_unadjusted_block_fu_176      |    6|   0|    6|          0|
    |q_patch_unadjusted_fu_160            |    8|   0|    8|          0|
    |q_patch_unadjusted_offset_fu_164     |    3|   0|    3|          0|
    |select_ln165_reg_1842                |    3|   0|    3|          0|
    |select_ln165_reg_1842_pp0_iter1_reg  |    3|   0|    3|          0|
    |softmax_biases_V_10_fu_292           |   32|   0|   32|          0|
    |softmax_biases_V_11_fu_296           |   32|   0|   32|          0|
    |softmax_biases_V_1_fu_256            |   32|   0|   32|          0|
    |softmax_biases_V_2_fu_260            |   32|   0|   32|          0|
    |softmax_biases_V_3_fu_264            |   32|   0|   32|          0|
    |softmax_biases_V_4_fu_268            |   32|   0|   32|          0|
    |softmax_biases_V_5_fu_272            |   32|   0|   32|          0|
    |softmax_biases_V_6_fu_276            |   32|   0|   32|          0|
    |softmax_biases_V_7_fu_280            |   32|   0|   32|          0|
    |softmax_biases_V_8_fu_284            |   32|   0|   32|          0|
    |softmax_biases_V_9_fu_288            |   32|   0|   32|          0|
    |softmax_biases_V_fu_252              |   32|   0|   32|          0|
    |softmax_sums_V_10_fu_244             |   32|   0|   32|          0|
    |softmax_sums_V_11_fu_248             |   32|   0|   32|          0|
    |softmax_sums_V_1_fu_208              |   32|   0|   32|          0|
    |softmax_sums_V_2_fu_212              |   32|   0|   32|          0|
    |softmax_sums_V_3_fu_216              |   32|   0|   32|          0|
    |softmax_sums_V_4_fu_220              |   32|   0|   32|          0|
    |softmax_sums_V_5_fu_224              |   32|   0|   32|          0|
    |softmax_sums_V_6_fu_228              |   32|   0|   32|          0|
    |softmax_sums_V_7_fu_232              |   32|   0|   32|          0|
    |softmax_sums_V_8_fu_236              |   32|   0|   32|          0|
    |softmax_sums_V_9_fu_240              |   32|   0|   32|          0|
    |softmax_sums_V_fu_204                |   32|   0|   32|          0|
    |trunc_ln189_reg_1860                 |    2|   0|    2|          0|
    |and_ln221_reg_1909                   |   64|  32|    1|          0|
    |cmp50_reg_1853                       |   64|  32|    1|          0|
    |curr_softmax_bias_V_13_reg_1872      |   64|  32|   32|          0|
    |curr_softmax_bias_V_15_reg_1886      |   64|  32|   32|          0|
    |curr_softmax_bias_V_17_reg_1900      |   64|  32|   32|          0|
    |icmp_ln222_reg_1913                  |   64|  32|    1|          0|
    |p_Result_80_reg_1881                 |   64|  32|    1|          0|
    |p_Result_81_reg_1895                 |   64|  32|    1|          0|
    |p_Result_s_reg_1867                  |   64|  32|    1|          0|
    |trunc_ln189_reg_1860                 |   64|  32|    2|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2406| 320| 1870|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|             finalize_attn|  return value|
|qxk_stream_dout                          |   in|  512|     ap_fifo|                qxk_stream|       pointer|
|qxk_stream_num_data_valid                |   in|    2|     ap_fifo|                qxk_stream|       pointer|
|qxk_stream_fifo_cap                      |   in|    2|     ap_fifo|                qxk_stream|       pointer|
|qxk_stream_empty_n                       |   in|    1|     ap_fifo|                qxk_stream|       pointer|
|qxk_stream_read                          |  out|    1|     ap_fifo|                qxk_stream|       pointer|
|attn_stream_din                          |  out|  128|     ap_fifo|               attn_stream|       pointer|
|attn_stream_num_data_valid               |   in|    2|     ap_fifo|               attn_stream|       pointer|
|attn_stream_fifo_cap                     |   in|    2|     ap_fifo|               attn_stream|       pointer|
|attn_stream_full_n                       |   in|    1|     ap_fifo|               attn_stream|       pointer|
|attn_stream_write                        |  out|    1|     ap_fifo|               attn_stream|       pointer|
|attn_softmax_info_stream_din             |  out|  256|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_num_data_valid  |   in|    2|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_fifo_cap        |   in|    2|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_full_n          |   in|    1|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_write           |  out|    1|     ap_fifo|  attn_softmax_info_stream|       pointer|
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 1
  Pipeline-0 : II = 1, D = 59, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%q_patch_unadjusted = alloca i32 1"   --->   Operation 62 'alloca' 'q_patch_unadjusted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_offset = alloca i32 1"   --->   Operation 63 'alloca' 'q_patch_unadjusted_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 64 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 65 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_block = alloca i32 1"   --->   Operation 66 'alloca' 'q_patch_unadjusted_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_1 = alloca i32 1"   --->   Operation 67 'alloca' 'q_patch_unadjusted_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 68 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%attn_blocks_0_2 = alloca i32 1"   --->   Operation 69 'alloca' 'attn_blocks_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%attn_blocks_1_2 = alloca i32 1"   --->   Operation 70 'alloca' 'attn_blocks_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%attn_blocks_2_2 = alloca i32 1"   --->   Operation 71 'alloca' 'attn_blocks_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%attn_blocks_3_2 = alloca i32 1"   --->   Operation 72 'alloca' 'attn_blocks_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%softmax_sums_V = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 76 'alloca' 'softmax_sums_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%softmax_sums_V_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 77 'alloca' 'softmax_sums_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%softmax_sums_V_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 78 'alloca' 'softmax_sums_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%softmax_sums_V_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 79 'alloca' 'softmax_sums_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%softmax_sums_V_4 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 80 'alloca' 'softmax_sums_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%softmax_sums_V_5 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 81 'alloca' 'softmax_sums_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%softmax_sums_V_6 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 82 'alloca' 'softmax_sums_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%softmax_sums_V_7 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 83 'alloca' 'softmax_sums_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%softmax_sums_V_8 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 84 'alloca' 'softmax_sums_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%softmax_sums_V_9 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 85 'alloca' 'softmax_sums_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%softmax_sums_V_10 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 86 'alloca' 'softmax_sums_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%softmax_sums_V_11 = alloca i64 1" [Deit_cpp/src/attention.cpp:153]   --->   Operation 87 'alloca' 'softmax_sums_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%softmax_biases_V = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 88 'alloca' 'softmax_biases_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%softmax_biases_V_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 89 'alloca' 'softmax_biases_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%softmax_biases_V_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 90 'alloca' 'softmax_biases_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%softmax_biases_V_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 91 'alloca' 'softmax_biases_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%softmax_biases_V_4 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 92 'alloca' 'softmax_biases_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%softmax_biases_V_5 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 93 'alloca' 'softmax_biases_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%softmax_biases_V_6 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 94 'alloca' 'softmax_biases_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%softmax_biases_V_7 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 95 'alloca' 'softmax_biases_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%softmax_biases_V_8 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 96 'alloca' 'softmax_biases_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%softmax_biases_V_9 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 97 'alloca' 'softmax_biases_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%softmax_biases_V_10 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 98 'alloca' 'softmax_biases_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%softmax_biases_V_11 = alloca i64 1" [Deit_cpp/src/attention.cpp:156]   --->   Operation 99 'alloca' 'softmax_biases_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln163 = store i15 0, i15 %indvar_flatten20" [Deit_cpp/src/attention.cpp:163]   --->   Operation 100 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln163 = store i11 0, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:163]   --->   Operation 103 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln163 = store i3 0, i3 %q_patch_unadjusted_offset" [Deit_cpp/src/attention.cpp:163]   --->   Operation 105 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.body36" [Deit_cpp/src/attention.cpp:163]   --->   Operation 107 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:165]   --->   Operation 108 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i15 %indvar_flatten20" [Deit_cpp/src/attention.cpp:163]   --->   Operation 109 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.07ns)   --->   "%icmp_ln163 = icmp_eq  i15 %indvar_flatten20_load, i15 17028" [Deit_cpp/src/attention.cpp:163]   --->   Operation 110 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.84ns)   --->   "%add_ln163 = add i15 %indvar_flatten20_load, i15 1" [Deit_cpp/src/attention.cpp:163]   --->   Operation 111 'add' 'add_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc110, void %for.end113" [Deit_cpp/src/attention.cpp:163]   --->   Operation 112 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_offset_load = load i3 %q_patch_unadjusted_offset" [Deit_cpp/src/attention.cpp:167]   --->   Operation 113 'load' 'q_patch_unadjusted_offset_load' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.94ns)   --->   "%icmp_ln165 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:165]   --->   Operation 114 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%xor_ln163 = xor i1 %icmp_ln165, i1 1" [Deit_cpp/src/attention.cpp:163]   --->   Operation 115 'xor' 'xor_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.58ns)   --->   "%icmp_ln167 = icmp_eq  i3 %q_patch_unadjusted_offset_load, i3 4" [Deit_cpp/src/attention.cpp:167]   --->   Operation 116 'icmp' 'icmp_ln167' <Predicate = (!icmp_ln163)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln163 = and i1 %icmp_ln167, i1 %xor_ln163" [Deit_cpp/src/attention.cpp:163]   --->   Operation 117 'and' 'and_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln165)   --->   "%or_ln165 = or i1 %and_ln163, i1 %icmp_ln165" [Deit_cpp/src/attention.cpp:165]   --->   Operation 118 'or' 'or_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln165 = select i1 %or_ln165, i3 0, i3 %q_patch_unadjusted_offset_load" [Deit_cpp/src/attention.cpp:165]   --->   Operation 119 'select' 'select_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.58ns)   --->   "%icmp_ln175 = icmp_eq  i3 %select_ln165, i3 0" [Deit_cpp/src/attention.cpp:175]   --->   Operation 120 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln163)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.body45_ifconv, void %xlx_occurrence.for.inc.3" [Deit_cpp/src/attention.cpp:175]   --->   Operation 121 'br' 'br_ln175' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.67ns)   --->   "%add_ln167 = add i3 %select_ln165, i3 1" [Deit_cpp/src/attention.cpp:167]   --->   Operation 122 'add' 'add_ln167' <Predicate = (!icmp_ln163)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.79ns)   --->   "%add_ln165_1 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:165]   --->   Operation 123 'add' 'add_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%select_ln165_3 = select i1 %icmp_ln165, i11 1, i11 %add_ln165_1" [Deit_cpp/src/attention.cpp:165]   --->   Operation 124 'select' 'select_ln165_3' <Predicate = (!icmp_ln163)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln167 = store i15 %add_ln163, i15 %indvar_flatten20" [Deit_cpp/src/attention.cpp:167]   --->   Operation 125 'store' 'store_ln167' <Predicate = (!icmp_ln163)> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln167 = store i11 %select_ln165_3, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:167]   --->   Operation 126 'store' 'store_ln167' <Predicate = (!icmp_ln163)> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln167 = store i3 %add_ln167, i3 %q_patch_unadjusted_offset" [Deit_cpp/src/attention.cpp:167]   --->   Operation 127 'store' 'store_ln167' <Predicate = (!icmp_ln163)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [Deit_cpp/src/attention.cpp:175]   --->   Operation 128 'specregionbegin' 'rbegin' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.83ns)   --->   "%qxk_stream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %qxk_stream" [Deit_cpp/src/attention.cpp:179]   --->   Operation 129 'read' 'qxk_stream_read' <Predicate = (icmp_ln175)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i512 %qxk_stream_read" [Deit_cpp/src/attention.cpp:182]   --->   Operation 130 'trunc' 'trunc_ln182' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln182_5 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %qxk_stream_read, i32 128, i32 255" [Deit_cpp/src/attention.cpp:182]   --->   Operation 131 'partselect' 'or_ln182_5' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln182_8 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %qxk_stream_read, i32 256, i32 383" [Deit_cpp/src/attention.cpp:182]   --->   Operation 132 'partselect' 'or_ln182_8' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln182_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %qxk_stream_read, i32 384, i32 511" [Deit_cpp/src/attention.cpp:182]   --->   Operation 133 'partselect' 'or_ln182_s' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specoccurrence_ln184 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 4, void @empty_24" [Deit_cpp/src/attention.cpp:184]   --->   Operation 134 'specoccurrence' 'specoccurrence_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin" [Deit_cpp/src/attention.cpp:184]   --->   Operation 135 'specregionend' 'rend' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln184 = store i128 %or_ln182_s, i128 %attn_blocks_3_2" [Deit_cpp/src/attention.cpp:184]   --->   Operation 136 'store' 'store_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln184 = store i128 %or_ln182_8, i128 %attn_blocks_2_2" [Deit_cpp/src/attention.cpp:184]   --->   Operation 137 'store' 'store_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln184 = store i128 %or_ln182_5, i128 %attn_blocks_1_2" [Deit_cpp/src/attention.cpp:184]   --->   Operation 138 'store' 'store_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln184 = store i128 %trunc_ln182, i128 %attn_blocks_0_2" [Deit_cpp/src/attention.cpp:184]   --->   Operation 139 'store' 'store_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.body45_ifconv" [Deit_cpp/src/attention.cpp:184]   --->   Operation 140 'br' 'br_ln184' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln163 = store i8 0, i8 %q_patch_unadjusted" [Deit_cpp/src/attention.cpp:163]   --->   Operation 106 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln163 = store i8 0, i8 %k_patch" [Deit_cpp/src/attention.cpp:163]   --->   Operation 104 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln163 = store i6 0, i6 %q_patch_unadjusted_block" [Deit_cpp/src/attention.cpp:163]   --->   Operation 102 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln163 = store i8 0, i8 %q_patch_unadjusted_1" [Deit_cpp/src/attention.cpp:163]   --->   Operation 101 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_load = load i8 %q_patch_unadjusted" [Deit_cpp/src/attention.cpp:163]   --->   Operation 141 'load' 'q_patch_unadjusted_load' <Predicate = (!icmp_ln165 & !and_ln163)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%k_patch_load = load i8 %k_patch" [Deit_cpp/src/attention.cpp:163]   --->   Operation 142 'load' 'k_patch_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_block_load = load i6 %q_patch_unadjusted_block" [Deit_cpp/src/attention.cpp:163]   --->   Operation 143 'load' 'q_patch_unadjusted_block_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%q_patch_unadjusted_1_load = load i8 %q_patch_unadjusted_1" [Deit_cpp/src/attention.cpp:163]   --->   Operation 144 'load' 'q_patch_unadjusted_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.76ns)   --->   "%q_patch_unadjusted_base = add i8 %q_patch_unadjusted_1_load, i8 4" [Deit_cpp/src/attention.cpp:163]   --->   Operation 145 'add' 'q_patch_unadjusted_base' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.78ns)   --->   "%q_patch_unadjusted_block_2 = add i6 %q_patch_unadjusted_block_load, i6 1" [Deit_cpp/src/attention.cpp:163]   --->   Operation 146 'add' 'q_patch_unadjusted_block_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln163_for_block_q_patch_unadjusted_ln165_for_each_k_patch_ln167_for_offset_q_s"   --->   Operation 147 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln163 = select i1 %icmp_ln165, i8 0, i8 %k_patch_load" [Deit_cpp/src/attention.cpp:163]   --->   Operation 149 'select' 'select_ln163' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln165_1)   --->   "%select_ln163_1 = select i1 %icmp_ln165, i8 %q_patch_unadjusted_base, i8 %q_patch_unadjusted_load" [Deit_cpp/src/attention.cpp:163]   --->   Operation 150 'select' 'select_ln163_1' <Predicate = (!and_ln163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.78ns)   --->   "%cmp90_mid1 = icmp_ne  i6 %q_patch_unadjusted_block_2, i6 0" [Deit_cpp/src/attention.cpp:163]   --->   Operation 151 'icmp' 'cmp90_mid1' <Predicate = (icmp_ln165)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.78ns)   --->   "%cmp9023 = icmp_ne  i6 %q_patch_unadjusted_block_load, i6 0" [Deit_cpp/src/attention.cpp:163]   --->   Operation 152 'icmp' 'cmp9023' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.17ns)   --->   "%select_ln163_2 = select i1 %icmp_ln165, i1 %cmp90_mid1, i1 %cmp9023" [Deit_cpp/src/attention.cpp:163]   --->   Operation 153 'select' 'select_ln163_2' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.39ns)   --->   "%select_ln163_3 = select i1 %icmp_ln165, i8 %q_patch_unadjusted_base, i8 %q_patch_unadjusted_1_load" [Deit_cpp/src/attention.cpp:163]   --->   Operation 154 'select' 'select_ln163_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.38ns)   --->   "%select_ln163_4 = select i1 %icmp_ln165, i6 %q_patch_unadjusted_block_2, i6 %q_patch_unadjusted_block_load" [Deit_cpp/src/attention.cpp:163]   --->   Operation 155 'select' 'select_ln163_4' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.76ns)   --->   "%add_ln165 = add i8 %select_ln163, i8 1" [Deit_cpp/src/attention.cpp:165]   --->   Operation 156 'add' 'add_ln165' <Predicate = (and_ln163)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln165_for_each_k_patch_ln167_for_offset_q_patch_unadjusted_str"   --->   Operation 157 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln165_1 = select i1 %and_ln163, i8 %select_ln163_3, i8 %select_ln163_1" [Deit_cpp/src/attention.cpp:165]   --->   Operation 158 'select' 'select_ln165_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.39ns)   --->   "%select_ln165_2 = select i1 %and_ln163, i8 %add_ln165, i8 %select_ln163" [Deit_cpp/src/attention.cpp:165]   --->   Operation 159 'select' 'select_ln165_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %select_ln165_1" [Deit_cpp/src/attention.cpp:167]   --->   Operation 160 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i3 %select_ln165" [Deit_cpp/src/attention.cpp:167]   --->   Operation 161 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:169]   --->   Operation 162 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Deit_cpp/src/attention.cpp:167]   --->   Operation 163 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%attn_blocks_0_2_load = load i128 %attn_blocks_0_2" [Deit_cpp/src/attention.cpp:189]   --->   Operation 164 'load' 'attn_blocks_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%attn_blocks_1_2_load = load i128 %attn_blocks_1_2" [Deit_cpp/src/attention.cpp:189]   --->   Operation 165 'load' 'attn_blocks_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%attn_blocks_2_2_load = load i128 %attn_blocks_2_2" [Deit_cpp/src/attention.cpp:189]   --->   Operation 166 'load' 'attn_blocks_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%attn_blocks_3_2_load = load i128 %attn_blocks_3_2" [Deit_cpp/src/attention.cpp:189]   --->   Operation 167 'load' 'attn_blocks_3_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.84ns)   --->   "%cmp50 = icmp_ne  i8 %select_ln165_2, i8 %zext_ln167_1" [Deit_cpp/src/attention.cpp:165]   --->   Operation 168 'icmp' 'cmp50' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i3 %select_ln165" [Deit_cpp/src/attention.cpp:189]   --->   Operation 169 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i128 %attn_blocks_0_2_load" [Deit_cpp/src/attention.cpp:189]   --->   Operation 170 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = trunc i128 %attn_blocks_1_2_load" [Deit_cpp/src/attention.cpp:189]   --->   Operation 171 'trunc' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = trunc i128 %attn_blocks_2_2_load" [Deit_cpp/src/attention.cpp:189]   --->   Operation 172 'trunc' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln189_4 = trunc i128 %attn_blocks_3_2_load" [Deit_cpp/src/attention.cpp:189]   --->   Operation 173 'trunc' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.52ns)   --->   "%attn_head_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln189_1, i32 %trunc_ln189_2, i32 %trunc_ln189_3, i32 %trunc_ln189_4, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:189]   --->   Operation 174 'mux' 'attn_head_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%softmax_biases_V_load = load i32 %softmax_biases_V" [Deit_cpp/src/attention.cpp:195]   --->   Operation 175 'load' 'softmax_biases_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%softmax_biases_V_3_load = load i32 %softmax_biases_V_3" [Deit_cpp/src/attention.cpp:195]   --->   Operation 176 'load' 'softmax_biases_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%softmax_biases_V_6_load = load i32 %softmax_biases_V_6" [Deit_cpp/src/attention.cpp:195]   --->   Operation 177 'load' 'softmax_biases_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%softmax_biases_V_9_load = load i32 %softmax_biases_V_9" [Deit_cpp/src/attention.cpp:195]   --->   Operation 178 'load' 'softmax_biases_V_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.52ns)   --->   "%curr_softmax_bias_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_biases_V_load, i32 %softmax_biases_V_3_load, i32 %softmax_biases_V_6_load, i32 %softmax_biases_V_9_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:195]   --->   Operation 179 'mux' 'curr_softmax_bias_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_12 = select i1 %cmp50, i32 %curr_softmax_bias_V, i32 2147483648" [Deit_cpp/src/attention.cpp:165]   --->   Operation 180 'select' 'curr_softmax_bias_V_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %curr_softmax_bias_V_12"   --->   Operation 181 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i32 %attn_head_V"   --->   Operation 182 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.01ns)   --->   "%ret_V = sub i33 %sext_ln813, i33 %sext_ln813_39"   --->   Operation 183 'sub' 'ret_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V, i32 32"   --->   Operation 184 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%exp_arg_V = trunc i33 %ret_V"   --->   Operation 185 'trunc' 'exp_arg_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.01ns)   --->   "%exp_arg_V_1 = sub i32 0, i32 %exp_arg_V"   --->   Operation 186 'sub' 'exp_arg_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.44ns)   --->   "%exp_arg_V_9 = select i1 %p_Result_s, i32 %exp_arg_V, i32 %exp_arg_V_1" [Deit_cpp/src/attention.cpp:200]   --->   Operation 187 'select' 'exp_arg_V_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [6/6] (1.34ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 188 'call' 'exp_V' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 189 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_13 = select i1 %p_Result_s, i32 %attn_head_V, i32 %curr_softmax_bias_V_12"   --->   Operation 189 'select' 'curr_softmax_bias_V_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.44ns)   --->   "%switch_ln214 = switch i2 %trunc_ln189, void %arrayidx762.case.3, i2 0, void %arrayidx762.case.0, i2 1, void %arrayidx762.case.1, i2 2, void %arrayidx762.case.2" [Deit_cpp/src/attention.cpp:214]   --->   Operation 190 'switch' 'switch_ln214' <Predicate = true> <Delay = 0.44>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln189_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_0_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:189]   --->   Operation 191 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln189_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_1_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:189]   --->   Operation 192 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln189_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_2_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:189]   --->   Operation 193 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln189_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_3_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:189]   --->   Operation 194 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.52ns)   --->   "%attn_head_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln189_5, i32 %trunc_ln189_6, i32 %trunc_ln189_7, i32 %trunc_ln189_8, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:189]   --->   Operation 195 'mux' 'attn_head_V_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%softmax_biases_V_1_load = load i32 %softmax_biases_V_1" [Deit_cpp/src/attention.cpp:195]   --->   Operation 196 'load' 'softmax_biases_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%softmax_biases_V_4_load = load i32 %softmax_biases_V_4" [Deit_cpp/src/attention.cpp:195]   --->   Operation 197 'load' 'softmax_biases_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%softmax_biases_V_7_load = load i32 %softmax_biases_V_7" [Deit_cpp/src/attention.cpp:195]   --->   Operation 198 'load' 'softmax_biases_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%softmax_biases_V_10_load = load i32 %softmax_biases_V_10" [Deit_cpp/src/attention.cpp:195]   --->   Operation 199 'load' 'softmax_biases_V_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.52ns)   --->   "%curr_softmax_bias_V_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_biases_V_1_load, i32 %softmax_biases_V_4_load, i32 %softmax_biases_V_7_load, i32 %softmax_biases_V_10_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:195]   --->   Operation 200 'mux' 'curr_softmax_bias_V_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_14 = select i1 %cmp50, i32 %curr_softmax_bias_V_4, i32 2147483648" [Deit_cpp/src/attention.cpp:165]   --->   Operation 201 'select' 'curr_softmax_bias_V_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i32 %curr_softmax_bias_V_14"   --->   Operation 202 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i32 %attn_head_V_1"   --->   Operation 203 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.01ns)   --->   "%ret_V_251 = sub i33 %sext_ln813_40, i33 %sext_ln813_41"   --->   Operation 204 'sub' 'ret_V_251' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_251, i32 32"   --->   Operation 205 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%exp_arg_V_3 = trunc i33 %ret_V_251"   --->   Operation 206 'trunc' 'exp_arg_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.01ns)   --->   "%exp_arg_V_4 = sub i32 0, i32 %exp_arg_V_3"   --->   Operation 207 'sub' 'exp_arg_V_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.44ns)   --->   "%exp_arg_V_10 = select i1 %p_Result_80, i32 %exp_arg_V_3, i32 %exp_arg_V_4" [Deit_cpp/src/attention.cpp:200]   --->   Operation 208 'select' 'exp_arg_V_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [6/6] (1.34ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 209 'call' 'exp_V_1' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 210 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_15 = select i1 %p_Result_80, i32 %attn_head_V_1, i32 %curr_softmax_bias_V_14"   --->   Operation 210 'select' 'curr_softmax_bias_V_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.44ns)   --->   "%switch_ln214 = switch i2 %trunc_ln189, void %arrayidx762.1.case.3, i2 0, void %arrayidx762.1.case.0, i2 1, void %arrayidx762.1.case.1, i2 2, void %arrayidx762.1.case.2" [Deit_cpp/src/attention.cpp:214]   --->   Operation 211 'switch' 'switch_ln214' <Predicate = true> <Delay = 0.44>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln189_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_0_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:189]   --->   Operation 212 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln189_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_1_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:189]   --->   Operation 213 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln189_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_2_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:189]   --->   Operation 214 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln189_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_3_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:189]   --->   Operation 215 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.52ns)   --->   "%attn_head_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln189_9, i32 %trunc_ln189_s, i32 %trunc_ln189_10, i32 %trunc_ln189_11, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:189]   --->   Operation 216 'mux' 'attn_head_V_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%softmax_biases_V_2_load = load i32 %softmax_biases_V_2" [Deit_cpp/src/attention.cpp:195]   --->   Operation 217 'load' 'softmax_biases_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%softmax_biases_V_5_load = load i32 %softmax_biases_V_5" [Deit_cpp/src/attention.cpp:195]   --->   Operation 218 'load' 'softmax_biases_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%softmax_biases_V_8_load = load i32 %softmax_biases_V_8" [Deit_cpp/src/attention.cpp:195]   --->   Operation 219 'load' 'softmax_biases_V_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%softmax_biases_V_11_load = load i32 %softmax_biases_V_11" [Deit_cpp/src/attention.cpp:195]   --->   Operation 220 'load' 'softmax_biases_V_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.52ns)   --->   "%curr_softmax_bias_V_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_biases_V_2_load, i32 %softmax_biases_V_5_load, i32 %softmax_biases_V_8_load, i32 %softmax_biases_V_11_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:195]   --->   Operation 221 'mux' 'curr_softmax_bias_V_8' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_16 = select i1 %cmp50, i32 %curr_softmax_bias_V_8, i32 2147483648" [Deit_cpp/src/attention.cpp:165]   --->   Operation 222 'select' 'curr_softmax_bias_V_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i32 %curr_softmax_bias_V_16"   --->   Operation 223 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i32 %attn_head_V_2"   --->   Operation 224 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.01ns)   --->   "%ret_V_252 = sub i33 %sext_ln813_42, i33 %sext_ln813_43"   --->   Operation 225 'sub' 'ret_V_252' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_252, i32 32"   --->   Operation 226 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%exp_arg_V_6 = trunc i33 %ret_V_252"   --->   Operation 227 'trunc' 'exp_arg_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.01ns)   --->   "%exp_arg_V_7 = sub i32 0, i32 %exp_arg_V_6"   --->   Operation 228 'sub' 'exp_arg_V_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.44ns)   --->   "%exp_arg_V_11 = select i1 %p_Result_81, i32 %exp_arg_V_6, i32 %exp_arg_V_7" [Deit_cpp/src/attention.cpp:200]   --->   Operation 229 'select' 'exp_arg_V_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [6/6] (1.34ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 230 'call' 'exp_V_2' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 231 [1/1] (0.44ns)   --->   "%curr_softmax_bias_V_17 = select i1 %p_Result_81, i32 %attn_head_V_2, i32 %curr_softmax_bias_V_16"   --->   Operation 231 'select' 'curr_softmax_bias_V_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.44ns)   --->   "%switch_ln214 = switch i2 %trunc_ln189, void %arrayidx762.2.case.3, i2 0, void %arrayidx762.2.case.0, i2 1, void %arrayidx762.2.case.1, i2 2, void %arrayidx762.2.case.2" [Deit_cpp/src/attention.cpp:214]   --->   Operation 232 'switch' 'switch_ln214' <Predicate = true> <Delay = 0.44>
ST_3 : Operation 233 [1/1] (0.84ns)   --->   "%icmp_ln220 = icmp_ult  i8 %select_ln165_2, i8 %zext_ln167_1" [Deit_cpp/src/attention.cpp:220]   --->   Operation 233 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.28ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [Deit_cpp/src/attention.cpp:220]   --->   Operation 234 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.76ns)   --->   "%add_ln220 = add i8 %select_ln165_1, i8 252" [Deit_cpp/src/attention.cpp:220]   --->   Operation 235 'add' 'add_ln220' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln221)   --->   "%sext_ln220 = sext i8 %add_ln220" [Deit_cpp/src/attention.cpp:220]   --->   Operation 236 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln221)   --->   "%q_patch = select i1 %xor_ln220, i9 %zext_ln167, i9 %sext_ln220" [Deit_cpp/src/attention.cpp:220]   --->   Operation 237 'select' 'q_patch' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln221)   --->   "%or_ln221 = or i1 %xor_ln220, i1 %select_ln163_2" [Deit_cpp/src/attention.cpp:221]   --->   Operation 238 'or' 'or_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln221 = icmp_ult  i9 %q_patch, i9 129" [Deit_cpp/src/attention.cpp:221]   --->   Operation 239 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln221 = and i1 %or_ln221, i1 %icmp_ln221" [Deit_cpp/src/attention.cpp:221]   --->   Operation 240 'and' 'and_ln221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %and_ln221, void %for.inc103, void %land.lhs.true" [Deit_cpp/src/attention.cpp:221]   --->   Operation 241 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:222]   --->   Operation 242 'zext' 'zext_ln222' <Predicate = (!icmp_ln175 & and_ln221)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.54ns)   --->   "%add_ln222 = add i3 %zext_ln222, i3 7" [Deit_cpp/src/attention.cpp:222]   --->   Operation 243 'add' 'add_ln222' <Predicate = (!icmp_ln175 & and_ln221)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln222)   --->   "%sext_ln222 = sext i3 %add_ln222" [Deit_cpp/src/attention.cpp:222]   --->   Operation 244 'sext' 'sext_ln222' <Predicate = (!icmp_ln175 & and_ln221)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln222)   --->   "%select_ln222 = select i1 %icmp_ln175, i8 128, i8 %sext_ln222" [Deit_cpp/src/attention.cpp:222]   --->   Operation 245 'select' 'select_ln222' <Predicate = (and_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln222 = icmp_eq  i8 %select_ln165_2, i8 %select_ln222" [Deit_cpp/src/attention.cpp:222]   --->   Operation 246 'icmp' 'icmp_ln222' <Predicate = (and_ln221)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc103, void %xlx_occurrence.if.then99.2" [Deit_cpp/src/attention.cpp:222]   --->   Operation 247 'br' 'br_ln222' <Predicate = (and_ln221)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_0_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:227]   --->   Operation 248 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_1_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:227]   --->   Operation 249 'partselect' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_2_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:227]   --->   Operation 250 'partselect' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln227_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_blocks_3_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:227]   --->   Operation 251 'partselect' 'trunc_ln227_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln2, i32 %trunc_ln227_1, i32 %trunc_ln227_2, i32 %trunc_ln227_3, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:227]   --->   Operation 252 'mux' 'tmp_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%or_ln227_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %tmp_s, i32 %attn_head_V_2, i32 %attn_head_V_1, i32 %attn_head_V" [Deit_cpp/src/attention.cpp:227]   --->   Operation 253 'bitconcatenate' 'or_ln227_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.83ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %attn_stream, i128 %or_ln227_5" [Deit_cpp/src/attention.cpp:227]   --->   Operation 254 'write' 'write_ln227' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 255 [1/1] (0.76ns)   --->   "%q_patch_unadjusted_2 = add i8 %select_ln165_1, i8 1" [Deit_cpp/src/attention.cpp:167]   --->   Operation 255 'add' 'q_patch_unadjusted_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln167 = store i8 %select_ln163_3, i8 %q_patch_unadjusted_1" [Deit_cpp/src/attention.cpp:167]   --->   Operation 256 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln167 = store i6 %select_ln163_4, i6 %q_patch_unadjusted_block" [Deit_cpp/src/attention.cpp:167]   --->   Operation 257 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln167 = store i8 %select_ln165_2, i8 %k_patch" [Deit_cpp/src/attention.cpp:167]   --->   Operation 258 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln167 = store i8 %q_patch_unadjusted_2, i8 %q_patch_unadjusted" [Deit_cpp/src/attention.cpp:167]   --->   Operation 259 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.body36" [Deit_cpp/src/attention.cpp:167]   --->   Operation 260 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 261 [5/6] (7.15ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 261 'call' 'exp_V' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 262 [5/6] (7.15ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 262 'call' 'exp_V_1' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 263 [5/6] (7.15ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 263 'call' 'exp_V_2' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.15>
ST_5 : Operation 264 [4/6] (7.15ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 264 'call' 'exp_V' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 265 [4/6] (7.15ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 265 'call' 'exp_V_1' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 266 [4/6] (7.15ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 266 'call' 'exp_V_2' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.15>
ST_6 : Operation 267 [3/6] (7.15ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 267 'call' 'exp_V' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_13, i32 %softmax_biases_V_6" [Deit_cpp/src/attention.cpp:215]   --->   Operation 268 'store' 'store_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_13, i32 %softmax_biases_V_3" [Deit_cpp/src/attention.cpp:215]   --->   Operation 269 'store' 'store_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_13, i32 %softmax_biases_V" [Deit_cpp/src/attention.cpp:215]   --->   Operation 270 'store' 'store_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_13, i32 %softmax_biases_V_9" [Deit_cpp/src/attention.cpp:215]   --->   Operation 271 'store' 'store_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_6 : Operation 272 [3/6] (7.15ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 272 'call' 'exp_V_1' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_15, i32 %softmax_biases_V_7" [Deit_cpp/src/attention.cpp:215]   --->   Operation 273 'store' 'store_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_15, i32 %softmax_biases_V_4" [Deit_cpp/src/attention.cpp:215]   --->   Operation 274 'store' 'store_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_15, i32 %softmax_biases_V_1" [Deit_cpp/src/attention.cpp:215]   --->   Operation 275 'store' 'store_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_15, i32 %softmax_biases_V_10" [Deit_cpp/src/attention.cpp:215]   --->   Operation 276 'store' 'store_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_6 : Operation 277 [3/6] (7.15ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 277 'call' 'exp_V_2' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_17, i32 %softmax_biases_V_8" [Deit_cpp/src/attention.cpp:215]   --->   Operation 278 'store' 'store_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_17, i32 %softmax_biases_V_5" [Deit_cpp/src/attention.cpp:215]   --->   Operation 279 'store' 'store_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_17, i32 %softmax_biases_V_2" [Deit_cpp/src/attention.cpp:215]   --->   Operation 280 'store' 'store_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln215 = store i32 %curr_softmax_bias_V_17, i32 %softmax_biases_V_11" [Deit_cpp/src/attention.cpp:215]   --->   Operation 281 'store' 'store_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 282 [2/6] (7.15ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 282 'call' 'exp_V' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 283 [2/6] (7.15ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 283 'call' 'exp_V_1' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 284 [2/6] (7.15ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 284 'call' 'exp_V_2' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%softmax_sums_V_load = load i32 %softmax_sums_V" [Deit_cpp/src/attention.cpp:194]   --->   Operation 285 'load' 'softmax_sums_V_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%softmax_sums_V_3_load = load i32 %softmax_sums_V_3" [Deit_cpp/src/attention.cpp:194]   --->   Operation 286 'load' 'softmax_sums_V_3_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%softmax_sums_V_6_load = load i32 %softmax_sums_V_6" [Deit_cpp/src/attention.cpp:194]   --->   Operation 287 'load' 'softmax_sums_V_6_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%softmax_sums_V_9_load = load i32 %softmax_sums_V_9" [Deit_cpp/src/attention.cpp:194]   --->   Operation 288 'load' 'softmax_sums_V_9_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.52ns)   --->   "%curr_softmax_sum_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_sums_V_load, i32 %softmax_sums_V_3_load, i32 %softmax_sums_V_6_load, i32 %softmax_sums_V_9_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:194]   --->   Operation 289 'mux' 'curr_softmax_sum_V' <Predicate = (cmp50)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/6] (6.91ns)   --->   "%exp_V = call i31 @exp<32, 10>, i32 %exp_arg_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 290 'call' 'exp_V' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%softmax_sums_V_1_load = load i32 %softmax_sums_V_1" [Deit_cpp/src/attention.cpp:194]   --->   Operation 291 'load' 'softmax_sums_V_1_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%softmax_sums_V_4_load = load i32 %softmax_sums_V_4" [Deit_cpp/src/attention.cpp:194]   --->   Operation 292 'load' 'softmax_sums_V_4_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%softmax_sums_V_7_load = load i32 %softmax_sums_V_7" [Deit_cpp/src/attention.cpp:194]   --->   Operation 293 'load' 'softmax_sums_V_7_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%softmax_sums_V_10_load = load i32 %softmax_sums_V_10" [Deit_cpp/src/attention.cpp:194]   --->   Operation 294 'load' 'softmax_sums_V_10_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.52ns)   --->   "%curr_softmax_sum_V_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_sums_V_1_load, i32 %softmax_sums_V_4_load, i32 %softmax_sums_V_7_load, i32 %softmax_sums_V_10_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:194]   --->   Operation 295 'mux' 'curr_softmax_sum_V_5' <Predicate = (cmp50)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/6] (6.91ns)   --->   "%exp_V_1 = call i31 @exp<32, 10>, i32 %exp_arg_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 296 'call' 'exp_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%softmax_sums_V_2_load = load i32 %softmax_sums_V_2" [Deit_cpp/src/attention.cpp:194]   --->   Operation 297 'load' 'softmax_sums_V_2_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%softmax_sums_V_5_load = load i32 %softmax_sums_V_5" [Deit_cpp/src/attention.cpp:194]   --->   Operation 298 'load' 'softmax_sums_V_5_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%softmax_sums_V_8_load = load i32 %softmax_sums_V_8" [Deit_cpp/src/attention.cpp:194]   --->   Operation 299 'load' 'softmax_sums_V_8_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%softmax_sums_V_11_load = load i32 %softmax_sums_V_11" [Deit_cpp/src/attention.cpp:194]   --->   Operation 300 'load' 'softmax_sums_V_11_load' <Predicate = (cmp50)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.52ns)   --->   "%curr_softmax_sum_V_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %softmax_sums_V_2_load, i32 %softmax_sums_V_5_load, i32 %softmax_sums_V_8_load, i32 %softmax_sums_V_11_load, i2 %trunc_ln189" [Deit_cpp/src/attention.cpp:194]   --->   Operation 301 'mux' 'curr_softmax_sum_V_10' <Predicate = (cmp50)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/6] (6.91ns)   --->   "%exp_V_2 = call i31 @exp<32, 10>, i32 %exp_arg_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 302 'call' 'exp_V_2' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 303 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_15 = select i1 %cmp50, i32 %curr_softmax_sum_V, i32 0" [Deit_cpp/src/attention.cpp:165]   --->   Operation 303 'select' 'curr_softmax_sum_V_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1190 = zext i31 %exp_V" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1190]   --->   Operation 304 'zext' 'zext_ln1190' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %curr_softmax_sum_V_15"   --->   Operation 305 'sext' 'sext_ln1270' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i31 %exp_V"   --->   Operation 306 'zext' 'zext_ln1273' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (3.42ns)   --->   "%r_V_544 = mul i54 %zext_ln1273, i54 %sext_ln1270"   --->   Operation 307 'mul' 'r_V_544' <Predicate = (p_Result_s)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_544, i32 22, i32 53"   --->   Operation 308 'partselect' 'trunc_ln' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_2 = add i32 %trunc_ln, i32 4194304"   --->   Operation 309 'add' 'curr_softmax_sum_V_2' <Predicate = (p_Result_s)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_3 = add i32 %zext_ln1190, i32 %curr_softmax_sum_V_15"   --->   Operation 310 'add' 'curr_softmax_sum_V_3' <Predicate = (!p_Result_s)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_16 = select i1 %p_Result_s, i32 %curr_softmax_sum_V_2, i32 %curr_softmax_sum_V_3"   --->   Operation 311 'select' 'curr_softmax_sum_V_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 312 [51/51] (1.48ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 312 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_16, i32 %softmax_sums_V_6" [Deit_cpp/src/attention.cpp:214]   --->   Operation 313 'store' 'store_ln214' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 314 'br' 'br_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_16, i32 %softmax_sums_V_3" [Deit_cpp/src/attention.cpp:214]   --->   Operation 315 'store' 'store_ln214' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 316 'br' 'br_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_16, i32 %softmax_sums_V" [Deit_cpp/src/attention.cpp:214]   --->   Operation 317 'store' 'store_ln214' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 318 'br' 'br_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_16, i32 %softmax_sums_V_9" [Deit_cpp/src/attention.cpp:214]   --->   Operation 319 'store' 'store_ln214' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 320 'br' 'br_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_17 = select i1 %cmp50, i32 %curr_softmax_sum_V_5, i32 0" [Deit_cpp/src/attention.cpp:165]   --->   Operation 321 'select' 'curr_softmax_sum_V_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1190_1 = zext i31 %exp_V_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1190]   --->   Operation 322 'zext' 'zext_ln1190_1' <Predicate = (!p_Result_80)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i32 %curr_softmax_sum_V_17"   --->   Operation 323 'sext' 'sext_ln1270_40' <Predicate = (p_Result_80)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i31 %exp_V_1"   --->   Operation 324 'zext' 'zext_ln1273_3' <Predicate = (p_Result_80)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (3.42ns)   --->   "%r_V_546 = mul i54 %zext_ln1273_3, i54 %sext_ln1270_40"   --->   Operation 325 'mul' 'r_V_546' <Predicate = (p_Result_80)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_546, i32 22, i32 53"   --->   Operation 326 'partselect' 'trunc_ln818_s' <Predicate = (p_Result_80)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_7 = add i32 %trunc_ln818_s, i32 4194304"   --->   Operation 327 'add' 'curr_softmax_sum_V_7' <Predicate = (p_Result_80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_8 = add i32 %zext_ln1190_1, i32 %curr_softmax_sum_V_17"   --->   Operation 328 'add' 'curr_softmax_sum_V_8' <Predicate = (!p_Result_80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_18 = select i1 %p_Result_80, i32 %curr_softmax_sum_V_7, i32 %curr_softmax_sum_V_8"   --->   Operation 329 'select' 'curr_softmax_sum_V_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 330 [51/51] (1.48ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 330 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_18, i32 %softmax_sums_V_7" [Deit_cpp/src/attention.cpp:214]   --->   Operation 331 'store' 'store_ln214' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.1.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 332 'br' 'br_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_18, i32 %softmax_sums_V_4" [Deit_cpp/src/attention.cpp:214]   --->   Operation 333 'store' 'store_ln214' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.1.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 334 'br' 'br_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_18, i32 %softmax_sums_V_1" [Deit_cpp/src/attention.cpp:214]   --->   Operation 335 'store' 'store_ln214' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.1.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 336 'br' 'br_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_18, i32 %softmax_sums_V_10" [Deit_cpp/src/attention.cpp:214]   --->   Operation 337 'store' 'store_ln214' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.1.exit_ifconv" [Deit_cpp/src/attention.cpp:215]   --->   Operation 338 'br' 'br_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_19 = select i1 %cmp50, i32 %curr_softmax_sum_V_10, i32 0" [Deit_cpp/src/attention.cpp:165]   --->   Operation 339 'select' 'curr_softmax_sum_V_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1190_2 = zext i31 %exp_V_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1190]   --->   Operation 340 'zext' 'zext_ln1190_2' <Predicate = (!p_Result_81)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1270_41 = sext i32 %curr_softmax_sum_V_19"   --->   Operation 341 'sext' 'sext_ln1270_41' <Predicate = (p_Result_81)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i31 %exp_V_2"   --->   Operation 342 'zext' 'zext_ln1273_4' <Predicate = (p_Result_81)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (3.42ns)   --->   "%r_V_548 = mul i54 %zext_ln1273_4, i54 %sext_ln1270_41"   --->   Operation 343 'mul' 'r_V_548' <Predicate = (p_Result_81)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_548, i32 22, i32 53"   --->   Operation 344 'partselect' 'trunc_ln818_1' <Predicate = (p_Result_81)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_12 = add i32 %trunc_ln818_1, i32 4194304"   --->   Operation 345 'add' 'curr_softmax_sum_V_12' <Predicate = (p_Result_81)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (1.01ns)   --->   "%curr_softmax_sum_V_13 = add i32 %zext_ln1190_2, i32 %curr_softmax_sum_V_19"   --->   Operation 346 'add' 'curr_softmax_sum_V_13' <Predicate = (!p_Result_81)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (0.44ns)   --->   "%curr_softmax_sum_V_20 = select i1 %p_Result_81, i32 %curr_softmax_sum_V_12, i32 %curr_softmax_sum_V_13"   --->   Operation 347 'select' 'curr_softmax_sum_V_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 348 [51/51] (1.48ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 348 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_20, i32 %softmax_sums_V_8" [Deit_cpp/src/attention.cpp:214]   --->   Operation 349 'store' 'store_ln214' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.2.exit" [Deit_cpp/src/attention.cpp:215]   --->   Operation 350 'br' 'br_ln215' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_20, i32 %softmax_sums_V_5" [Deit_cpp/src/attention.cpp:214]   --->   Operation 351 'store' 'store_ln214' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.2.exit" [Deit_cpp/src/attention.cpp:215]   --->   Operation 352 'br' 'br_ln215' <Predicate = (trunc_ln189 == 1)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_20, i32 %softmax_sums_V_2" [Deit_cpp/src/attention.cpp:214]   --->   Operation 353 'store' 'store_ln214' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.2.exit" [Deit_cpp/src/attention.cpp:215]   --->   Operation 354 'br' 'br_ln215' <Predicate = (trunc_ln189 == 0)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln214 = store i32 %curr_softmax_sum_V_20, i32 %softmax_sums_V_11" [Deit_cpp/src/attention.cpp:214]   --->   Operation 355 'store' 'store_ln214' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln215 = br void %arrayidx762.2.exit" [Deit_cpp/src/attention.cpp:215]   --->   Operation 356 'br' 'br_ln215' <Predicate = (trunc_ln189 == 3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.91>
ST_10 : Operation 357 [50/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 357 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 358 [50/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 358 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 359 [50/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 359 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.91>
ST_11 : Operation 360 [49/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 360 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 361 [49/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 361 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 362 [49/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 362 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.91>
ST_12 : Operation 363 [48/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 363 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 364 [48/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 364 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 365 [48/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 365 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.91>
ST_13 : Operation 366 [47/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 366 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 367 [47/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 367 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 368 [47/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 368 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.91>
ST_14 : Operation 369 [46/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 369 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 370 [46/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 370 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 371 [46/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 371 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.91>
ST_15 : Operation 372 [45/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 372 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 373 [45/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 373 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 374 [45/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 374 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.91>
ST_16 : Operation 375 [44/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 375 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 376 [44/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 376 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 377 [44/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 377 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.91>
ST_17 : Operation 378 [43/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 378 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 379 [43/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 379 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 380 [43/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 380 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.91>
ST_18 : Operation 381 [42/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 381 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 382 [42/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 382 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 383 [42/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 383 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.91>
ST_19 : Operation 384 [41/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 384 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 385 [41/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 385 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 386 [41/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 386 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.91>
ST_20 : Operation 387 [40/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 387 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 388 [40/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 388 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 389 [40/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 389 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.91>
ST_21 : Operation 390 [39/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 390 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 391 [39/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 391 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 392 [39/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 392 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.91>
ST_22 : Operation 393 [38/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 393 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 394 [38/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 394 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 395 [38/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 395 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.91>
ST_23 : Operation 396 [37/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 396 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 397 [37/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 397 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 398 [37/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 398 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.91>
ST_24 : Operation 399 [36/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 399 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 400 [36/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 400 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 401 [36/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 401 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.91>
ST_25 : Operation 402 [35/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 402 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 403 [35/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 403 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 404 [35/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 404 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.91>
ST_26 : Operation 405 [34/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 405 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 406 [34/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 406 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 407 [34/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 407 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.91>
ST_27 : Operation 408 [33/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 408 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 409 [33/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 409 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 410 [33/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 410 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.91>
ST_28 : Operation 411 [32/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 411 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 412 [32/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 412 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 413 [32/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 413 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.91>
ST_29 : Operation 414 [31/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 414 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 415 [31/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 415 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 416 [31/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 416 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.91>
ST_30 : Operation 417 [30/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 417 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 418 [30/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 418 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 419 [30/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 419 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.91>
ST_31 : Operation 420 [29/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 420 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 421 [29/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 421 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 422 [29/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 422 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.91>
ST_32 : Operation 423 [28/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 423 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 424 [28/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 424 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 425 [28/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 425 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.91>
ST_33 : Operation 426 [27/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 426 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 427 [27/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 427 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 428 [27/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 428 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.91>
ST_34 : Operation 429 [26/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 429 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 430 [26/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 430 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 431 [26/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 431 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 1.91>
ST_35 : Operation 432 [25/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 432 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 433 [25/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 433 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 434 [25/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 434 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.91>
ST_36 : Operation 435 [24/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 435 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 436 [24/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 436 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 437 [24/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 437 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.91>
ST_37 : Operation 438 [23/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 438 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 439 [23/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 439 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 440 [23/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 440 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 1.91>
ST_38 : Operation 441 [22/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 441 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 442 [22/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 442 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 443 [22/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 443 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.91>
ST_39 : Operation 444 [21/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 444 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 445 [21/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 445 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 446 [21/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 446 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.91>
ST_40 : Operation 447 [20/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 447 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 448 [20/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 448 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 449 [20/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 449 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 1.91>
ST_41 : Operation 450 [19/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 450 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 451 [19/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 451 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 452 [19/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 452 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 453 [18/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 453 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 454 [18/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 454 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 455 [18/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 455 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.91>
ST_43 : Operation 456 [17/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 456 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 457 [17/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 457 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 458 [17/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 458 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.91>
ST_44 : Operation 459 [16/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 459 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 460 [16/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 460 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 461 [16/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 461 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 1.91>
ST_45 : Operation 462 [15/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 462 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 463 [15/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 463 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 464 [15/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 464 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.91>
ST_46 : Operation 465 [14/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 465 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 466 [14/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 466 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 467 [14/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 467 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 1.91>
ST_47 : Operation 468 [13/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 468 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 469 [13/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 469 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 470 [13/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 470 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.91>
ST_48 : Operation 471 [12/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 471 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 472 [12/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 472 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 473 [12/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 473 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 1.91>
ST_49 : Operation 474 [11/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 474 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 475 [11/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 475 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 476 [11/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 476 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 1.91>
ST_50 : Operation 477 [10/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 477 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 478 [10/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 478 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 479 [10/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 479 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 1.91>
ST_51 : Operation 480 [9/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 480 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 481 [9/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 481 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 482 [9/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 482 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 1.91>
ST_52 : Operation 483 [8/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 483 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 484 [8/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 484 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 485 [8/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 485 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 1.91>
ST_53 : Operation 486 [7/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 486 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 487 [7/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 487 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 488 [7/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 488 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 1.91>
ST_54 : Operation 489 [6/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 489 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 490 [6/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 490 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 491 [6/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 491 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 1.91>
ST_55 : Operation 492 [5/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 492 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 493 [5/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 493 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 494 [5/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 494 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 1.91>
ST_56 : Operation 495 [4/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 495 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 496 [4/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 496 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 497 [4/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 497 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 1.91>
ST_57 : Operation 498 [3/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 498 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 499 [3/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 499 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 500 [3/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 500 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 1.91>
ST_58 : Operation 501 [2/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 501 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 502 [2/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 502 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 503 [2/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 503 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 514 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [Deit_cpp/src/attention.cpp:231]   --->   Operation 514 'ret' 'ret_ln231' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 3.75>
ST_59 : Operation 504 [1/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 504 'call' 'curr_softmax_sum_recip_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 505 [1/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_1 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 505 'call' 'curr_softmax_sum_recip_V_1' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 506 [1/51] (1.91ns)   --->   "%curr_softmax_sum_recip_V_2 = call i32 @recip_fixed<32, 10>, i32 %curr_softmax_sum_V_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:1316]   --->   Operation 506 'call' 'curr_softmax_sum_recip_V_2' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 507 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [Deit_cpp/src/attention.cpp:222]   --->   Operation 507 'specregionbegin' 'rbegin1' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>
ST_59 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_186 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %curr_softmax_bias_V_17, i32 %curr_softmax_sum_recip_V_2, i32 %curr_softmax_bias_V_15, i32 %curr_softmax_sum_recip_V_1, i32 %curr_softmax_bias_V_13, i32 %curr_softmax_sum_recip_V" [Deit_cpp/src/attention.cpp:225]   --->   Operation 508 'bitconcatenate' 'tmp_186' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>
ST_59 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i192 %tmp_186" [Deit_cpp/src/attention.cpp:225]   --->   Operation 509 'zext' 'zext_ln225' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>
ST_59 : Operation 510 [1/1] (1.83ns)   --->   "%write_ln225 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %attn_softmax_info_stream, i256 %zext_ln225" [Deit_cpp/src/attention.cpp:225]   --->   Operation 510 'write' 'write_ln225' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_59 : Operation 511 [1/1] (0.00ns)   --->   "%specoccurrence_ln226 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 130, void @empty_24" [Deit_cpp/src/attention.cpp:226]   --->   Operation 511 'specoccurrence' 'specoccurrence_ln226' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin1" [Deit_cpp/src/attention.cpp:226]   --->   Operation 512 'specregionend' 'rend17' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc103" [Deit_cpp/src/attention.cpp:226]   --->   Operation 513 'br' 'br_ln226' <Predicate = (and_ln221 & icmp_ln222)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ qxk_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ attn_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ attn_softmax_info_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_patch_unadjusted             (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_offset      (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000]
k_patch                        (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
indvar_flatten                 (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_block       (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_1           (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
indvar_flatten20               (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000]
attn_blocks_0_2                (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
attn_blocks_1_2                (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
attn_blocks_2_2                (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
attn_blocks_3_2                (alloca           ) [ 011100000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V                 (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_1               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_2               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_3               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_4               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_5               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_6               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_7               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_8               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_9               (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_10              (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_sums_V_11              (alloca           ) [ 011111111100000000000000000000000000000000000000000000000000]
softmax_biases_V               (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_1             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_2             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_3             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_4             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_5             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_6             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_7             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_8             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_9             (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_10            (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
softmax_biases_V_11            (alloca           ) [ 011111100000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln163                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln163                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
indvar_flatten20_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln163                     (icmp             ) [ 011111111111111111111111111111111111111111111111111111111110]
add_ln163                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln163                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_offset_load (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln165                     (icmp             ) [ 011100000000000000000000000000000000000000000000000000000000]
xor_ln163                      (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln167                     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln163                      (and              ) [ 011100000000000000000000000000000000000000000000000000000000]
or_ln165                       (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln165                   (select           ) [ 011100000000000000000000000000000000000000000000000000000000]
icmp_ln175                     (icmp             ) [ 011100000000000000000000000000000000000000000000000000000000]
br_ln175                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln167                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln165_1                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln165_3                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
rbegin                         (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
qxk_stream_read                (read             ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln182                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln182_5                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln182_8                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln182_s                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
specoccurrence_ln184           (specoccurrence   ) [ 000000000000000000000000000000000000000000000000000000000000]
rend                           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln184                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln184                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln184                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln184                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln184                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
k_patch_load                   (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_block_load  (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_1_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_base        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_block_2     (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0               (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln163                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln163_1                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
cmp90_mid1                     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
cmp9023                        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln163_2                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln163_3                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln163_4                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln165                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0               (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln165_1                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln165_2                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln167                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln167_1                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln169             (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln167             (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_blocks_0_2_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_blocks_1_2_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_blocks_2_2_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_blocks_3_2_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
cmp50                          (icmp             ) [ 010011111100000000000000000000000000000000000000000000000000]
trunc_ln189                    (trunc            ) [ 010011111100000000000000000000000000000000000000000000000000]
trunc_ln189_1                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_2                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_3                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_4                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_head_V                    (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_3_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_6_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_9_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V            (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_12         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813_39                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_V                          (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
p_Result_s                     (bitselect        ) [ 010011111100000000000000000000000000000000000000000000000000]
exp_arg_V                      (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_1                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_9                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_13         (select           ) [ 010011111111111111111111111111111111111111111111111111111111]
switch_ln214                   (switch           ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_5                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_6                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_7                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_8                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_head_V_1                  (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_1_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_4_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_7_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_10_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_4          (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_14         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813_40                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813_41                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_V_251                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
p_Result_80                    (bitselect        ) [ 010011111100000000000000000000000000000000000000000000000000]
exp_arg_V_3                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_4                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_10                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_15         (select           ) [ 010011111111111111111111111111111111111111111111111111111111]
switch_ln214                   (switch           ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_9                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_s                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_10                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_11                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
attn_head_V_2                  (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_2_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_5_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_8_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_biases_V_11_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_8          (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_16         (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813_42                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln813_43                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_V_252                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
p_Result_81                    (bitselect        ) [ 010011111100000000000000000000000000000000000000000000000000]
exp_arg_V_6                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_7                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
exp_arg_V_11                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_bias_V_17         (select           ) [ 010011111111111111111111111111111111111111111111111111111111]
switch_ln214                   (switch           ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln220                     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
xor_ln220                      (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln220                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln220                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch                        (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln221                       (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln221                     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
and_ln221                      (and              ) [ 010111111111111111111111111111111111111111111111111111111111]
br_ln221                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln222                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln222                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln222                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln222                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln222                     (icmp             ) [ 010011111111111111111111111111111111111111111111111111111111]
br_ln222                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln227_1                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln227_2                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln227_3                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s                          (mux              ) [ 000000000000000000000000000000000000000000000000000000000000]
or_ln227_5                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln227                    (write            ) [ 000000000000000000000000000000000000000000000000000000000000]
q_patch_unadjusted_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln167                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln167                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln215                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_3_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_6_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_9_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V             (mux              ) [ 010000000100000000000000000000000000000000000000000000000000]
exp_V                          (call             ) [ 010000000100000000000000000000000000000000000000000000000000]
softmax_sums_V_1_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_4_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_7_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_10_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_5           (mux              ) [ 010000000100000000000000000000000000000000000000000000000000]
exp_V_1                        (call             ) [ 010000000100000000000000000000000000000000000000000000000000]
softmax_sums_V_2_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_5_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_8_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
softmax_sums_V_11_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_10          (mux              ) [ 010000000100000000000000000000000000000000000000000000000000]
exp_V_2                        (call             ) [ 010000000100000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_15          (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1190                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln1270                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1273                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_544                        (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln                       (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_3           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_16          (select           ) [ 010000000011111111111111111111111111111111111111111111111111]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_17          (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1190_1                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln1270_40                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_3                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_546                        (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln818_s                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_7           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_8           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_18          (select           ) [ 010000000011111111111111111111111111111111111111111111111111]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_19          (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1190_2                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln1270_41                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_4                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_548                        (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln818_1                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_12          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_13          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_V_20          (select           ) [ 010000000011111111111111111111111111111111111111111111111111]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln214                    (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln215                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_recip_V       (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_recip_V_1     (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
curr_softmax_sum_recip_V_2     (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
rbegin1                        (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_186                        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln225                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln225                    (write            ) [ 000000000000000000000000000000000000000000000000000000000000]
specoccurrence_ln226           (specoccurrence   ) [ 000000000000000000000000000000000000000000000000000000000000]
rend17                         (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln226                       (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_ln231                      (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="qxk_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qxk_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="attn_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="attn_softmax_info_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecOccurrence"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln163_for_block_q_patch_unadjusted_ln165_for_each_k_patch_ln167_for_offset_q_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln165_for_each_k_patch_ln167_for_offset_q_patch_unadjusted_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp<32, 10>"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recip_fixed<32, 10>"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="q_patch_unadjusted_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_unadjusted/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="q_patch_unadjusted_offset_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_unadjusted_offset/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_patch_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_patch/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="q_patch_unadjusted_block_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_unadjusted_block/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="q_patch_unadjusted_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_unadjusted_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten20_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="attn_blocks_0_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_blocks_0_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="attn_blocks_1_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_blocks_1_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="attn_blocks_2_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_blocks_2_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="attn_blocks_3_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_blocks_3_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="softmax_sums_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="softmax_sums_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="softmax_sums_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="softmax_sums_V_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="softmax_sums_V_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="softmax_sums_V_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="softmax_sums_V_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="softmax_sums_V_7_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_7/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="softmax_sums_V_8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_8/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="softmax_sums_V_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_9/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="softmax_sums_V_10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_10/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="softmax_sums_V_11_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sums_V_11/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="softmax_biases_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="softmax_biases_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="softmax_biases_V_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="softmax_biases_V_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="softmax_biases_V_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_4/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="softmax_biases_V_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="softmax_biases_V_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_6/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="softmax_biases_V_7_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_7/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="softmax_biases_V_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="softmax_biases_V_9_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_9/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="softmax_biases_V_10_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_10/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="softmax_biases_V_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_biases_V_11/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="qxk_stream_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="512" slack="0"/>
<pin id="302" dir="0" index="1" bw="512" slack="0"/>
<pin id="303" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qxk_stream_read/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln227_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="0" index="2" bw="128" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln227/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="write_ln225_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="256" slack="0"/>
<pin id="316" dir="0" index="2" bw="192" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln225/59 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_exp_32_10_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="0"/>
<pin id="326" dir="0" index="5" bw="32" slack="0"/>
<pin id="327" dir="0" index="6" bw="46" slack="0"/>
<pin id="328" dir="0" index="7" bw="50" slack="0"/>
<pin id="329" dir="1" index="8" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_V/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_exp_32_10_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="6" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="0" index="4" bw="8" slack="0"/>
<pin id="343" dir="0" index="5" bw="32" slack="0"/>
<pin id="344" dir="0" index="6" bw="46" slack="0"/>
<pin id="345" dir="0" index="7" bw="50" slack="0"/>
<pin id="346" dir="1" index="8" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_V_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_exp_32_10_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="0" index="4" bw="8" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="0"/>
<pin id="361" dir="0" index="6" bw="46" slack="0"/>
<pin id="362" dir="0" index="7" bw="50" slack="0"/>
<pin id="363" dir="1" index="8" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_V_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_recip_fixed_32_10_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="curr_softmax_sum_recip_V/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_recip_fixed_32_10_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="curr_softmax_sum_recip_V_1/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_recip_fixed_32_10_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="curr_softmax_sum_recip_V_2/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln163_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="15" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln163_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln163_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln163_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln163_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="2"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln163_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln163_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="2"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="indvar_flatten20_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln163_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="15" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="57"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln163_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="q_patch_unadjusted_offset_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_unadjusted_offset_load/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln165_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln163_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln163/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln167_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln163_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln165_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln165/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln165_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln175_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln167_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln165_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln165_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="0" index="2" bw="11" slack="0"/>
<pin id="502" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165_3/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln167_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln167_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="11" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln167_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln182_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="512" slack="0"/>
<pin id="523" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln182_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="128" slack="0"/>
<pin id="527" dir="0" index="1" bw="512" slack="0"/>
<pin id="528" dir="0" index="2" bw="9" slack="0"/>
<pin id="529" dir="0" index="3" bw="9" slack="0"/>
<pin id="530" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln182_5/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln182_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="128" slack="0"/>
<pin id="537" dir="0" index="1" bw="512" slack="0"/>
<pin id="538" dir="0" index="2" bw="10" slack="0"/>
<pin id="539" dir="0" index="3" bw="10" slack="0"/>
<pin id="540" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln182_8/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln182_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="128" slack="0"/>
<pin id="547" dir="0" index="1" bw="512" slack="0"/>
<pin id="548" dir="0" index="2" bw="10" slack="0"/>
<pin id="549" dir="0" index="3" bw="10" slack="0"/>
<pin id="550" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln182_s/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln184_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="128" slack="0"/>
<pin id="557" dir="0" index="1" bw="128" slack="1"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln184_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="128" slack="0"/>
<pin id="562" dir="0" index="1" bw="128" slack="1"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln184_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="128" slack="0"/>
<pin id="567" dir="0" index="1" bw="128" slack="1"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln184_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="0" index="1" bw="128" slack="1"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="q_patch_unadjusted_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="2"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_unadjusted_load/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="k_patch_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="2"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_patch_load/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="q_patch_unadjusted_block_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="2"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_unadjusted_block_load/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="q_patch_unadjusted_1_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="2"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_unadjusted_1_load/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="q_patch_unadjusted_base_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_patch_unadjusted_base/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="q_patch_unadjusted_block_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_patch_unadjusted_block_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln163_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="2"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="8" slack="0"/>
<pin id="603" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln163_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="0" index="2" bw="8" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163_1/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="cmp90_mid1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp90_mid1/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="cmp9023_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="6" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp9023/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln163_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="2"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163_2/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln163_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="2"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="0" index="2" bw="8" slack="0"/>
<pin id="636" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163_3/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln163_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="2"/>
<pin id="641" dir="0" index="1" bw="6" slack="0"/>
<pin id="642" dir="0" index="2" bw="6" slack="0"/>
<pin id="643" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln163_4/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln165_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln165_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="2"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165_1/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln165_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="2"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165_2/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln167_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln167_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="2"/>
<pin id="672" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_1/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="attn_blocks_0_2_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="128" slack="2"/>
<pin id="675" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_blocks_0_2_load/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="attn_blocks_1_2_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="128" slack="2"/>
<pin id="678" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_blocks_1_2_load/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="attn_blocks_2_2_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="128" slack="2"/>
<pin id="681" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_blocks_2_2_load/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="attn_blocks_3_2_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="128" slack="2"/>
<pin id="684" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_blocks_3_2_load/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="cmp50_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp50/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln189_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="2"/>
<pin id="693" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln189_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="128" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_1/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="trunc_ln189_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="128" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_2/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln189_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="128" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_3/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln189_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="128" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_4/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="attn_head_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="0" index="3" bw="32" slack="0"/>
<pin id="715" dir="0" index="4" bw="32" slack="0"/>
<pin id="716" dir="0" index="5" bw="2" slack="0"/>
<pin id="717" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="attn_head_V/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="softmax_biases_V_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="2"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_load/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="softmax_biases_V_3_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_3_load/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="softmax_biases_V_6_load_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_6_load/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="softmax_biases_V_9_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="2"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_9_load/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="curr_softmax_bias_V_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="0" index="3" bw="32" slack="0"/>
<pin id="741" dir="0" index="4" bw="32" slack="0"/>
<pin id="742" dir="0" index="5" bw="2" slack="0"/>
<pin id="743" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_bias_V/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="curr_softmax_bias_V_12_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="0"/>
<pin id="754" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_12/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln813_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln813_39_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_39/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="ret_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Result_s_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="33" slack="0"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="exp_arg_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="33" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="exp_arg_V/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exp_arg_V_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="exp_arg_V_1/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="exp_arg_V_9_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="32" slack="0"/>
<pin id="794" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_arg_V_9/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="curr_softmax_bias_V_13_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="0"/>
<pin id="803" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_13/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln189_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="128" slack="0"/>
<pin id="810" dir="0" index="2" bw="7" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_5/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="trunc_ln189_6_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="128" slack="0"/>
<pin id="820" dir="0" index="2" bw="7" slack="0"/>
<pin id="821" dir="0" index="3" bw="7" slack="0"/>
<pin id="822" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_6/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="trunc_ln189_7_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="128" slack="0"/>
<pin id="830" dir="0" index="2" bw="7" slack="0"/>
<pin id="831" dir="0" index="3" bw="7" slack="0"/>
<pin id="832" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_7/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln189_8_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="128" slack="0"/>
<pin id="840" dir="0" index="2" bw="7" slack="0"/>
<pin id="841" dir="0" index="3" bw="7" slack="0"/>
<pin id="842" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_8/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="attn_head_V_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="0" index="3" bw="32" slack="0"/>
<pin id="852" dir="0" index="4" bw="32" slack="0"/>
<pin id="853" dir="0" index="5" bw="2" slack="0"/>
<pin id="854" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="attn_head_V_1/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="softmax_biases_V_1_load_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="2"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_1_load/3 "/>
</bind>
</comp>

<comp id="864" class="1004" name="softmax_biases_V_4_load_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_4_load/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="softmax_biases_V_7_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="2"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_7_load/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="softmax_biases_V_10_load_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="2"/>
<pin id="872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_10_load/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="curr_softmax_bias_V_4_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="0"/>
<pin id="877" dir="0" index="3" bw="32" slack="0"/>
<pin id="878" dir="0" index="4" bw="32" slack="0"/>
<pin id="879" dir="0" index="5" bw="2" slack="0"/>
<pin id="880" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_bias_V_4/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="curr_softmax_bias_V_14_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="0" index="2" bw="32" slack="0"/>
<pin id="891" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_14/3 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln813_40_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_40/3 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln813_41_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_41/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="ret_V_251_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_251/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_Result_80_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="33" slack="0"/>
<pin id="912" dir="0" index="2" bw="7" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_80/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="exp_arg_V_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="33" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="exp_arg_V_3/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="exp_arg_V_4_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="exp_arg_V_4/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="exp_arg_V_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="0" index="2" bw="32" slack="0"/>
<pin id="931" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_arg_V_10/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="curr_softmax_bias_V_15_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="0" index="2" bw="32" slack="0"/>
<pin id="940" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_15/3 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln189_9_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="128" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="0" index="3" bw="8" slack="0"/>
<pin id="949" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_9/3 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln189_s_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="128" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="0"/>
<pin id="958" dir="0" index="3" bw="8" slack="0"/>
<pin id="959" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_s/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="trunc_ln189_10_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="0" index="1" bw="128" slack="0"/>
<pin id="967" dir="0" index="2" bw="8" slack="0"/>
<pin id="968" dir="0" index="3" bw="8" slack="0"/>
<pin id="969" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_10/3 "/>
</bind>
</comp>

<comp id="974" class="1004" name="trunc_ln189_11_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="128" slack="0"/>
<pin id="977" dir="0" index="2" bw="8" slack="0"/>
<pin id="978" dir="0" index="3" bw="8" slack="0"/>
<pin id="979" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln189_11/3 "/>
</bind>
</comp>

<comp id="984" class="1004" name="attn_head_V_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="32" slack="0"/>
<pin id="988" dir="0" index="3" bw="32" slack="0"/>
<pin id="989" dir="0" index="4" bw="32" slack="0"/>
<pin id="990" dir="0" index="5" bw="2" slack="0"/>
<pin id="991" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="attn_head_V_2/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="softmax_biases_V_2_load_load_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_2_load/3 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="softmax_biases_V_5_load_load_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="2"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_5_load/3 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="softmax_biases_V_8_load_load_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="2"/>
<pin id="1006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_8_load/3 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="softmax_biases_V_11_load_load_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_biases_V_11_load/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="curr_softmax_bias_V_8_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="0" index="2" bw="32" slack="0"/>
<pin id="1014" dir="0" index="3" bw="32" slack="0"/>
<pin id="1015" dir="0" index="4" bw="32" slack="0"/>
<pin id="1016" dir="0" index="5" bw="2" slack="0"/>
<pin id="1017" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_bias_V_8/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="curr_softmax_bias_V_16_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="32" slack="0"/>
<pin id="1028" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_16/3 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln813_42_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_42/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sext_ln813_43_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_43/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="ret_V_252_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_252/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="p_Result_81_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="33" slack="0"/>
<pin id="1049" dir="0" index="2" bw="7" slack="0"/>
<pin id="1050" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_81/3 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="exp_arg_V_6_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="33" slack="0"/>
<pin id="1056" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="exp_arg_V_6/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="exp_arg_V_7_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="exp_arg_V_7/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="exp_arg_V_11_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="0" index="2" bw="32" slack="0"/>
<pin id="1068" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_arg_V_11/3 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="curr_softmax_bias_V_17_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="0" index="2" bw="32" slack="0"/>
<pin id="1077" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_bias_V_17/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln220_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/3 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln220_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln220/3 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln220_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="0" index="1" bw="3" slack="0"/>
<pin id="1096" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sext_ln220_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="q_patch_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="9" slack="0"/>
<pin id="1106" dir="0" index="2" bw="9" slack="0"/>
<pin id="1107" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_patch/3 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="or_ln221_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln221/3 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="icmp_ln221_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="0"/>
<pin id="1119" dir="0" index="1" bw="9" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/3 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="and_ln221_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="56"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln221/3 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln222_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="2" slack="0"/>
<pin id="1131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/3 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln222_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/3 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln222_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="0"/>
<pin id="1141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln222/3 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="select_ln222_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="2"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="0" index="2" bw="8" slack="0"/>
<pin id="1147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222/3 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln222_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="56"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/3 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="trunc_ln2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="128" slack="0"/>
<pin id="1159" dir="0" index="2" bw="8" slack="0"/>
<pin id="1160" dir="0" index="3" bw="8" slack="0"/>
<pin id="1161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="trunc_ln227_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="128" slack="0"/>
<pin id="1169" dir="0" index="2" bw="8" slack="0"/>
<pin id="1170" dir="0" index="3" bw="8" slack="0"/>
<pin id="1171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln227_1/3 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="trunc_ln227_2_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="128" slack="0"/>
<pin id="1179" dir="0" index="2" bw="8" slack="0"/>
<pin id="1180" dir="0" index="3" bw="8" slack="0"/>
<pin id="1181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln227_2/3 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="trunc_ln227_3_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="0" index="1" bw="128" slack="0"/>
<pin id="1189" dir="0" index="2" bw="8" slack="0"/>
<pin id="1190" dir="0" index="3" bw="8" slack="0"/>
<pin id="1191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln227_3/3 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_s_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="0" index="2" bw="32" slack="0"/>
<pin id="1200" dir="0" index="3" bw="32" slack="0"/>
<pin id="1201" dir="0" index="4" bw="32" slack="0"/>
<pin id="1202" dir="0" index="5" bw="2" slack="0"/>
<pin id="1203" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="or_ln227_5_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="128" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="0" index="2" bw="32" slack="0"/>
<pin id="1214" dir="0" index="3" bw="32" slack="0"/>
<pin id="1215" dir="0" index="4" bw="32" slack="0"/>
<pin id="1216" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln227_5/3 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="q_patch_unadjusted_2_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_patch_unadjusted_2/3 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="store_ln167_store_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="0"/>
<pin id="1231" dir="0" index="1" bw="8" slack="2"/>
<pin id="1232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/3 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="store_ln167_store_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="6" slack="0"/>
<pin id="1236" dir="0" index="1" bw="6" slack="2"/>
<pin id="1237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/3 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="store_ln167_store_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="2"/>
<pin id="1242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/3 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="store_ln167_store_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="0"/>
<pin id="1246" dir="0" index="1" bw="8" slack="2"/>
<pin id="1247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/3 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="store_ln215_store_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="3"/>
<pin id="1251" dir="0" index="1" bw="32" slack="5"/>
<pin id="1252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="store_ln215_store_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="3"/>
<pin id="1255" dir="0" index="1" bw="32" slack="5"/>
<pin id="1256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="store_ln215_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="3"/>
<pin id="1259" dir="0" index="1" bw="32" slack="5"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="store_ln215_store_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="3"/>
<pin id="1263" dir="0" index="1" bw="32" slack="5"/>
<pin id="1264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="store_ln215_store_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="3"/>
<pin id="1267" dir="0" index="1" bw="32" slack="5"/>
<pin id="1268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="store_ln215_store_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="3"/>
<pin id="1271" dir="0" index="1" bw="32" slack="5"/>
<pin id="1272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="store_ln215_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="3"/>
<pin id="1275" dir="0" index="1" bw="32" slack="5"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="store_ln215_store_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="3"/>
<pin id="1279" dir="0" index="1" bw="32" slack="5"/>
<pin id="1280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="store_ln215_store_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="3"/>
<pin id="1283" dir="0" index="1" bw="32" slack="5"/>
<pin id="1284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="store_ln215_store_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="3"/>
<pin id="1287" dir="0" index="1" bw="32" slack="5"/>
<pin id="1288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="store_ln215_store_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="3"/>
<pin id="1291" dir="0" index="1" bw="32" slack="5"/>
<pin id="1292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="store_ln215_store_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="3"/>
<pin id="1295" dir="0" index="1" bw="32" slack="5"/>
<pin id="1296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/6 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="softmax_sums_V_load_load_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="7"/>
<pin id="1299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_load/8 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="softmax_sums_V_3_load_load_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="7"/>
<pin id="1302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_3_load/8 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="softmax_sums_V_6_load_load_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="7"/>
<pin id="1305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_6_load/8 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="softmax_sums_V_9_load_load_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="7"/>
<pin id="1308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_9_load/8 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="curr_softmax_sum_V_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="0"/>
<pin id="1311" dir="0" index="1" bw="32" slack="0"/>
<pin id="1312" dir="0" index="2" bw="32" slack="0"/>
<pin id="1313" dir="0" index="3" bw="32" slack="0"/>
<pin id="1314" dir="0" index="4" bw="32" slack="0"/>
<pin id="1315" dir="0" index="5" bw="2" slack="5"/>
<pin id="1316" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_sum_V/8 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="softmax_sums_V_1_load_load_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="7"/>
<pin id="1324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_1_load/8 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="softmax_sums_V_4_load_load_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="7"/>
<pin id="1327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_4_load/8 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="softmax_sums_V_7_load_load_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="7"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_7_load/8 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="softmax_sums_V_10_load_load_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="7"/>
<pin id="1333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_10_load/8 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="curr_softmax_sum_V_5_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="0" index="1" bw="32" slack="0"/>
<pin id="1337" dir="0" index="2" bw="32" slack="0"/>
<pin id="1338" dir="0" index="3" bw="32" slack="0"/>
<pin id="1339" dir="0" index="4" bw="32" slack="0"/>
<pin id="1340" dir="0" index="5" bw="2" slack="5"/>
<pin id="1341" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_sum_V_5/8 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="softmax_sums_V_2_load_load_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="7"/>
<pin id="1349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_2_load/8 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="softmax_sums_V_5_load_load_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="7"/>
<pin id="1352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_5_load/8 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="softmax_sums_V_8_load_load_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="7"/>
<pin id="1355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_8_load/8 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="softmax_sums_V_11_load_load_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="7"/>
<pin id="1358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sums_V_11_load/8 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="curr_softmax_sum_V_10_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="0" index="2" bw="32" slack="0"/>
<pin id="1363" dir="0" index="3" bw="32" slack="0"/>
<pin id="1364" dir="0" index="4" bw="32" slack="0"/>
<pin id="1365" dir="0" index="5" bw="2" slack="5"/>
<pin id="1366" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="curr_softmax_sum_V_10/8 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="curr_softmax_sum_V_15_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="6"/>
<pin id="1374" dir="0" index="1" bw="32" slack="1"/>
<pin id="1375" dir="0" index="2" bw="32" slack="0"/>
<pin id="1376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_15/9 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="zext_ln1190_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="31" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1190/9 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="sext_ln1270_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="0"/>
<pin id="1383" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/9 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="zext_ln1273_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="31" slack="1"/>
<pin id="1387" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/9 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="r_V_544_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="31" slack="0"/>
<pin id="1390" dir="0" index="1" bw="32" slack="0"/>
<pin id="1391" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_544/9 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="trunc_ln_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="0"/>
<pin id="1396" dir="0" index="1" bw="54" slack="0"/>
<pin id="1397" dir="0" index="2" bw="6" slack="0"/>
<pin id="1398" dir="0" index="3" bw="7" slack="0"/>
<pin id="1399" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="curr_softmax_sum_V_2_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="0"/>
<pin id="1406" dir="0" index="1" bw="24" slack="0"/>
<pin id="1407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_2/9 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="curr_softmax_sum_V_3_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="31" slack="0"/>
<pin id="1412" dir="0" index="1" bw="32" slack="0"/>
<pin id="1413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_3/9 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="curr_softmax_sum_V_16_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="6"/>
<pin id="1418" dir="0" index="1" bw="32" slack="0"/>
<pin id="1419" dir="0" index="2" bw="32" slack="0"/>
<pin id="1420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_16/9 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="store_ln214_store_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="0"/>
<pin id="1426" dir="0" index="1" bw="32" slack="8"/>
<pin id="1427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="store_ln214_store_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="0"/>
<pin id="1431" dir="0" index="1" bw="32" slack="8"/>
<pin id="1432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="store_ln214_store_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="0"/>
<pin id="1436" dir="0" index="1" bw="32" slack="8"/>
<pin id="1437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="store_ln214_store_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="0"/>
<pin id="1441" dir="0" index="1" bw="32" slack="8"/>
<pin id="1442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="curr_softmax_sum_V_17_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="6"/>
<pin id="1446" dir="0" index="1" bw="32" slack="1"/>
<pin id="1447" dir="0" index="2" bw="32" slack="0"/>
<pin id="1448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_17/9 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln1190_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="31" slack="1"/>
<pin id="1452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1190_1/9 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="sext_ln1270_40_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="0"/>
<pin id="1455" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_40/9 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="zext_ln1273_3_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="31" slack="1"/>
<pin id="1459" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/9 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="r_V_546_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="31" slack="0"/>
<pin id="1462" dir="0" index="1" bw="32" slack="0"/>
<pin id="1463" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_546/9 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="trunc_ln818_s_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="0"/>
<pin id="1468" dir="0" index="1" bw="54" slack="0"/>
<pin id="1469" dir="0" index="2" bw="6" slack="0"/>
<pin id="1470" dir="0" index="3" bw="7" slack="0"/>
<pin id="1471" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/9 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="curr_softmax_sum_V_7_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="0"/>
<pin id="1478" dir="0" index="1" bw="24" slack="0"/>
<pin id="1479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_7/9 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="curr_softmax_sum_V_8_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="31" slack="0"/>
<pin id="1484" dir="0" index="1" bw="32" slack="0"/>
<pin id="1485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_8/9 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="curr_softmax_sum_V_18_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="6"/>
<pin id="1490" dir="0" index="1" bw="32" slack="0"/>
<pin id="1491" dir="0" index="2" bw="32" slack="0"/>
<pin id="1492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_18/9 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="store_ln214_store_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="0"/>
<pin id="1498" dir="0" index="1" bw="32" slack="8"/>
<pin id="1499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="store_ln214_store_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="0"/>
<pin id="1503" dir="0" index="1" bw="32" slack="8"/>
<pin id="1504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="store_ln214_store_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="8"/>
<pin id="1509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="store_ln214_store_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="0"/>
<pin id="1513" dir="0" index="1" bw="32" slack="8"/>
<pin id="1514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="curr_softmax_sum_V_19_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="6"/>
<pin id="1518" dir="0" index="1" bw="32" slack="1"/>
<pin id="1519" dir="0" index="2" bw="32" slack="0"/>
<pin id="1520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_19/9 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="zext_ln1190_2_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="31" slack="1"/>
<pin id="1524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1190_2/9 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="sext_ln1270_41_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="0"/>
<pin id="1527" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_41/9 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="zext_ln1273_4_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="31" slack="1"/>
<pin id="1531" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/9 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="r_V_548_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="31" slack="0"/>
<pin id="1534" dir="0" index="1" bw="32" slack="0"/>
<pin id="1535" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_548/9 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="trunc_ln818_1_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="0"/>
<pin id="1540" dir="0" index="1" bw="54" slack="0"/>
<pin id="1541" dir="0" index="2" bw="6" slack="0"/>
<pin id="1542" dir="0" index="3" bw="7" slack="0"/>
<pin id="1543" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/9 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="curr_softmax_sum_V_12_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="0"/>
<pin id="1550" dir="0" index="1" bw="24" slack="0"/>
<pin id="1551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_12/9 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="curr_softmax_sum_V_13_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="31" slack="0"/>
<pin id="1556" dir="0" index="1" bw="32" slack="0"/>
<pin id="1557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_softmax_sum_V_13/9 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="curr_softmax_sum_V_20_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="6"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="0" index="2" bw="32" slack="0"/>
<pin id="1564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="curr_softmax_sum_V_20/9 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="store_ln214_store_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="8"/>
<pin id="1571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="store_ln214_store_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="0"/>
<pin id="1575" dir="0" index="1" bw="32" slack="8"/>
<pin id="1576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="store_ln214_store_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="0"/>
<pin id="1580" dir="0" index="1" bw="32" slack="8"/>
<pin id="1581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="store_ln214_store_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="0" index="1" bw="32" slack="8"/>
<pin id="1586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/9 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="tmp_186_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="192" slack="0"/>
<pin id="1590" dir="0" index="1" bw="32" slack="56"/>
<pin id="1591" dir="0" index="2" bw="32" slack="0"/>
<pin id="1592" dir="0" index="3" bw="32" slack="56"/>
<pin id="1593" dir="0" index="4" bw="32" slack="0"/>
<pin id="1594" dir="0" index="5" bw="32" slack="56"/>
<pin id="1595" dir="0" index="6" bw="32" slack="0"/>
<pin id="1596" dir="1" index="7" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_186/59 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="zext_ln225_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="192" slack="0"/>
<pin id="1603" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/59 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="q_patch_unadjusted_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="8" slack="2"/>
<pin id="1608" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="q_patch_unadjusted "/>
</bind>
</comp>

<comp id="1613" class="1005" name="q_patch_unadjusted_offset_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="3" slack="0"/>
<pin id="1615" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="q_patch_unadjusted_offset "/>
</bind>
</comp>

<comp id="1620" class="1005" name="k_patch_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="2"/>
<pin id="1622" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="k_patch "/>
</bind>
</comp>

<comp id="1627" class="1005" name="indvar_flatten_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="11" slack="0"/>
<pin id="1629" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1634" class="1005" name="q_patch_unadjusted_block_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="6" slack="2"/>
<pin id="1636" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="q_patch_unadjusted_block "/>
</bind>
</comp>

<comp id="1641" class="1005" name="q_patch_unadjusted_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="2"/>
<pin id="1643" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="q_patch_unadjusted_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="indvar_flatten20_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="15" slack="0"/>
<pin id="1650" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="attn_blocks_0_2_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="128" slack="1"/>
<pin id="1657" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="attn_blocks_0_2 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="attn_blocks_1_2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="128" slack="1"/>
<pin id="1663" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="attn_blocks_1_2 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="attn_blocks_2_2_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="128" slack="1"/>
<pin id="1669" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="attn_blocks_2_2 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="attn_blocks_3_2_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="128" slack="1"/>
<pin id="1675" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="attn_blocks_3_2 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="softmax_sums_V_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="7"/>
<pin id="1681" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V "/>
</bind>
</comp>

<comp id="1685" class="1005" name="softmax_sums_V_1_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="7"/>
<pin id="1687" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_1 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="softmax_sums_V_2_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="7"/>
<pin id="1693" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_2 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="softmax_sums_V_3_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="7"/>
<pin id="1699" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_3 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="softmax_sums_V_4_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="7"/>
<pin id="1705" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_4 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="softmax_sums_V_5_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="7"/>
<pin id="1711" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_5 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="softmax_sums_V_6_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="32" slack="7"/>
<pin id="1717" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_6 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="softmax_sums_V_7_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="7"/>
<pin id="1723" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_7 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="softmax_sums_V_8_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="7"/>
<pin id="1729" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_8 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="softmax_sums_V_9_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="7"/>
<pin id="1735" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_9 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="softmax_sums_V_10_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="7"/>
<pin id="1741" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_10 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="softmax_sums_V_11_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="7"/>
<pin id="1747" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="softmax_sums_V_11 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="softmax_biases_V_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="2"/>
<pin id="1753" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V "/>
</bind>
</comp>

<comp id="1757" class="1005" name="softmax_biases_V_1_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="2"/>
<pin id="1759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_1 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="softmax_biases_V_2_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="2"/>
<pin id="1765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_2 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="softmax_biases_V_3_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="2"/>
<pin id="1771" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_3 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="softmax_biases_V_4_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="32" slack="2"/>
<pin id="1777" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_4 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="softmax_biases_V_5_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="2"/>
<pin id="1783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_5 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="softmax_biases_V_6_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="2"/>
<pin id="1789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_6 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="softmax_biases_V_7_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="2"/>
<pin id="1795" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_7 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="softmax_biases_V_8_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="32" slack="2"/>
<pin id="1801" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_8 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="softmax_biases_V_9_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="2"/>
<pin id="1807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_9 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="softmax_biases_V_10_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="2"/>
<pin id="1813" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_10 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="softmax_biases_V_11_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="2"/>
<pin id="1819" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_biases_V_11 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="icmp_ln163_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="1" slack="57"/>
<pin id="1825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="icmp_ln165_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="2"/>
<pin id="1829" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="and_ln163_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="2"/>
<pin id="1838" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln163 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="select_ln165_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="3" slack="2"/>
<pin id="1844" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln165 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="icmp_ln175_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="1"/>
<pin id="1850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="cmp50_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="1" slack="5"/>
<pin id="1855" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="cmp50 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="trunc_ln189_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="2" slack="3"/>
<pin id="1862" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln189 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="p_Result_s_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="1" slack="6"/>
<pin id="1869" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1872" class="1005" name="curr_softmax_bias_V_13_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="3"/>
<pin id="1874" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="curr_softmax_bias_V_13 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="p_Result_80_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="6"/>
<pin id="1883" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_80 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="curr_softmax_bias_V_15_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="3"/>
<pin id="1888" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="curr_softmax_bias_V_15 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="p_Result_81_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="6"/>
<pin id="1897" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_81 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="curr_softmax_bias_V_17_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="32" slack="3"/>
<pin id="1902" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="curr_softmax_bias_V_17 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="and_ln221_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="56"/>
<pin id="1911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln221 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="icmp_ln222_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="56"/>
<pin id="1915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="curr_softmax_sum_V_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="32" slack="1"/>
<pin id="1919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V "/>
</bind>
</comp>

<comp id="1922" class="1005" name="exp_V_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="31" slack="1"/>
<pin id="1924" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="exp_V "/>
</bind>
</comp>

<comp id="1928" class="1005" name="curr_softmax_sum_V_5_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V_5 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="exp_V_1_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="31" slack="1"/>
<pin id="1935" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="exp_V_1 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="curr_softmax_sum_V_10_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="32" slack="1"/>
<pin id="1941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V_10 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="exp_V_2_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="31" slack="1"/>
<pin id="1946" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="exp_V_2 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="curr_softmax_sum_V_16_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="32" slack="1"/>
<pin id="1952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V_16 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="curr_softmax_sum_V_18_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="32" slack="1"/>
<pin id="1957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V_18 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="curr_softmax_sum_V_20_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="32" slack="1"/>
<pin id="1962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_softmax_sum_V_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="140" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="156" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="330"><net_src comp="110" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="8" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="320" pin=4"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="320" pin=6"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="320" pin=7"/></net>

<net id="347"><net_src comp="110" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="337" pin=5"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="337" pin=6"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="337" pin=7"/></net>

<net id="364"><net_src comp="110" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="8" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="354" pin=5"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="354" pin=6"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="354" pin=7"/></net>

<net id="375"><net_src comp="150" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="150" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="150" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="421" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="439" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="442" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="439" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="472" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="421" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="442" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="433" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="498" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="486" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="300" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="300" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="300" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="70" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="300" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="72" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="74" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="545" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="535" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="525" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="521" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="581" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="84" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="34" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="578" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="587" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="575" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="593" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="581" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="36" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="613" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="619" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="587" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="584" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="593" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="581" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="599" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="632" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="606" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="646" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="599" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="652" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="689"><net_src comp="659" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="670" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="673" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="676" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="679" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="682" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="718"><net_src comp="102" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="694" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="698" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="702" pin="1"/><net_sink comp="710" pin=3"/></net>

<net id="722"><net_src comp="706" pin="1"/><net_sink comp="710" pin=4"/></net>

<net id="723"><net_src comp="691" pin="1"/><net_sink comp="710" pin=5"/></net>

<net id="744"><net_src comp="102" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="724" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="727" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="730" pin="1"/><net_sink comp="736" pin=3"/></net>

<net id="748"><net_src comp="733" pin="1"/><net_sink comp="736" pin=4"/></net>

<net id="749"><net_src comp="691" pin="1"/><net_sink comp="736" pin=5"/></net>

<net id="755"><net_src comp="685" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="736" pin="6"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="104" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="710" pin="6"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="106" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="108" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="766" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="24" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="772" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="780" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="784" pin="2"/><net_sink comp="790" pin=2"/></net>

<net id="798"><net_src comp="790" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="804"><net_src comp="772" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="710" pin="6"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="750" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="813"><net_src comp="118" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="673" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="108" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="120" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="823"><net_src comp="118" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="676" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="108" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="120" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="833"><net_src comp="118" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="679" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="108" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="120" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="843"><net_src comp="118" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="682" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="108" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="120" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="855"><net_src comp="102" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="807" pin="4"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="817" pin="4"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="827" pin="4"/><net_sink comp="847" pin=3"/></net>

<net id="859"><net_src comp="837" pin="4"/><net_sink comp="847" pin=4"/></net>

<net id="860"><net_src comp="691" pin="1"/><net_sink comp="847" pin=5"/></net>

<net id="881"><net_src comp="102" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="861" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="864" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="867" pin="1"/><net_sink comp="873" pin=3"/></net>

<net id="885"><net_src comp="870" pin="1"/><net_sink comp="873" pin=4"/></net>

<net id="886"><net_src comp="691" pin="1"/><net_sink comp="873" pin=5"/></net>

<net id="892"><net_src comp="685" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="873" pin="6"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="104" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="898"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="847" pin="6"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="895" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="106" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="108" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="903" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="24" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="917" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="909" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="917" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="935"><net_src comp="927" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="941"><net_src comp="909" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="847" pin="6"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="887" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="950"><net_src comp="118" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="673" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="122" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="124" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="960"><net_src comp="118" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="676" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="122" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="124" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="970"><net_src comp="118" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="679" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="122" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="124" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="980"><net_src comp="118" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="682" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="122" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="124" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="992"><net_src comp="102" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="944" pin="4"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="954" pin="4"/><net_sink comp="984" pin=2"/></net>

<net id="995"><net_src comp="964" pin="4"/><net_sink comp="984" pin=3"/></net>

<net id="996"><net_src comp="974" pin="4"/><net_sink comp="984" pin=4"/></net>

<net id="997"><net_src comp="691" pin="1"/><net_sink comp="984" pin=5"/></net>

<net id="1018"><net_src comp="102" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="998" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1001" pin="1"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="1004" pin="1"/><net_sink comp="1010" pin=3"/></net>

<net id="1022"><net_src comp="1007" pin="1"/><net_sink comp="1010" pin=4"/></net>

<net id="1023"><net_src comp="691" pin="1"/><net_sink comp="1010" pin=5"/></net>

<net id="1029"><net_src comp="685" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="1010" pin="6"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="104" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1035"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="984" pin="6"/><net_sink comp="1036" pin=0"/></net>

<net id="1044"><net_src comp="1032" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1051"><net_src comp="106" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="108" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1057"><net_src comp="1040" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="24" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1069"><net_src comp="1046" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="1054" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=2"/></net>

<net id="1072"><net_src comp="1064" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="1078"><net_src comp="1046" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="984" pin="6"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="1024" pin="3"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="659" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="670" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="652" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="126" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1108"><net_src comp="1087" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="666" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1115"><net_src comp="1087" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="625" pin="3"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1103" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="128" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1111" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="691" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="130" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1142"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="132" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="1"/><net_sink comp="1143" pin=2"/></net>

<net id="1154"><net_src comp="659" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1143" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1162"><net_src comp="118" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="673" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="134" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1165"><net_src comp="136" pin="0"/><net_sink comp="1156" pin=3"/></net>

<net id="1172"><net_src comp="118" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="676" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1174"><net_src comp="134" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1175"><net_src comp="136" pin="0"/><net_sink comp="1166" pin=3"/></net>

<net id="1182"><net_src comp="118" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="679" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="134" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="136" pin="0"/><net_sink comp="1176" pin=3"/></net>

<net id="1192"><net_src comp="118" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="682" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="134" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1195"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1204"><net_src comp="102" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1205"><net_src comp="1156" pin="4"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="1166" pin="4"/><net_sink comp="1196" pin=2"/></net>

<net id="1207"><net_src comp="1176" pin="4"/><net_sink comp="1196" pin=3"/></net>

<net id="1208"><net_src comp="1186" pin="4"/><net_sink comp="1196" pin=4"/></net>

<net id="1209"><net_src comp="691" pin="1"/><net_sink comp="1196" pin=5"/></net>

<net id="1217"><net_src comp="138" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1196" pin="6"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="984" pin="6"/><net_sink comp="1210" pin=2"/></net>

<net id="1220"><net_src comp="847" pin="6"/><net_sink comp="1210" pin=3"/></net>

<net id="1221"><net_src comp="710" pin="6"/><net_sink comp="1210" pin=4"/></net>

<net id="1222"><net_src comp="1210" pin="5"/><net_sink comp="306" pin=2"/></net>

<net id="1227"><net_src comp="652" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="94" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="632" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="639" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="659" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1248"><net_src comp="1223" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1317"><net_src comp="102" pin="0"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="1297" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="1300" pin="1"/><net_sink comp="1309" pin=2"/></net>

<net id="1320"><net_src comp="1303" pin="1"/><net_sink comp="1309" pin=3"/></net>

<net id="1321"><net_src comp="1306" pin="1"/><net_sink comp="1309" pin=4"/></net>

<net id="1342"><net_src comp="102" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1343"><net_src comp="1322" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1344"><net_src comp="1325" pin="1"/><net_sink comp="1334" pin=2"/></net>

<net id="1345"><net_src comp="1328" pin="1"/><net_sink comp="1334" pin=3"/></net>

<net id="1346"><net_src comp="1331" pin="1"/><net_sink comp="1334" pin=4"/></net>

<net id="1367"><net_src comp="102" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="1347" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1369"><net_src comp="1350" pin="1"/><net_sink comp="1359" pin=2"/></net>

<net id="1370"><net_src comp="1353" pin="1"/><net_sink comp="1359" pin=3"/></net>

<net id="1371"><net_src comp="1356" pin="1"/><net_sink comp="1359" pin=4"/></net>

<net id="1377"><net_src comp="24" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1384"><net_src comp="1372" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1392"><net_src comp="1385" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1381" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1400"><net_src comp="142" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=1"/></net>

<net id="1402"><net_src comp="144" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1403"><net_src comp="146" pin="0"/><net_sink comp="1394" pin=3"/></net>

<net id="1408"><net_src comp="1394" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="148" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="1378" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="1372" pin="3"/><net_sink comp="1410" pin=1"/></net>

<net id="1421"><net_src comp="1404" pin="2"/><net_sink comp="1416" pin=1"/></net>

<net id="1422"><net_src comp="1410" pin="2"/><net_sink comp="1416" pin=2"/></net>

<net id="1423"><net_src comp="1416" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="1428"><net_src comp="1416" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1433"><net_src comp="1416" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="1416" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1443"><net_src comp="1416" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1449"><net_src comp="24" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1456"><net_src comp="1444" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1464"><net_src comp="1457" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="1453" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="1472"><net_src comp="142" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1473"><net_src comp="1460" pin="2"/><net_sink comp="1466" pin=1"/></net>

<net id="1474"><net_src comp="144" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1475"><net_src comp="146" pin="0"/><net_sink comp="1466" pin=3"/></net>

<net id="1480"><net_src comp="1466" pin="4"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="148" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1486"><net_src comp="1450" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1444" pin="3"/><net_sink comp="1482" pin=1"/></net>

<net id="1493"><net_src comp="1476" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1494"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=2"/></net>

<net id="1495"><net_src comp="1488" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="1500"><net_src comp="1488" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1505"><net_src comp="1488" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1510"><net_src comp="1488" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1515"><net_src comp="1488" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1521"><net_src comp="24" pin="0"/><net_sink comp="1516" pin=2"/></net>

<net id="1528"><net_src comp="1516" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1536"><net_src comp="1529" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1525" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1544"><net_src comp="142" pin="0"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1546"><net_src comp="144" pin="0"/><net_sink comp="1538" pin=2"/></net>

<net id="1547"><net_src comp="146" pin="0"/><net_sink comp="1538" pin=3"/></net>

<net id="1552"><net_src comp="1538" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="148" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1558"><net_src comp="1522" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="1516" pin="3"/><net_sink comp="1554" pin=1"/></net>

<net id="1565"><net_src comp="1548" pin="2"/><net_sink comp="1560" pin=1"/></net>

<net id="1566"><net_src comp="1554" pin="2"/><net_sink comp="1560" pin=2"/></net>

<net id="1567"><net_src comp="1560" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="1572"><net_src comp="1560" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1577"><net_src comp="1560" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1582"><net_src comp="1560" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1587"><net_src comp="1560" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1597"><net_src comp="154" pin="0"/><net_sink comp="1588" pin=0"/></net>

<net id="1598"><net_src comp="381" pin="2"/><net_sink comp="1588" pin=2"/></net>

<net id="1599"><net_src comp="376" pin="2"/><net_sink comp="1588" pin=4"/></net>

<net id="1600"><net_src comp="371" pin="2"/><net_sink comp="1588" pin=6"/></net>

<net id="1604"><net_src comp="1588" pin="7"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1609"><net_src comp="160" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1616"><net_src comp="164" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1619"><net_src comp="1613" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1623"><net_src comp="168" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1626"><net_src comp="1620" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1630"><net_src comp="172" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1637"><net_src comp="176" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1640"><net_src comp="1634" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1644"><net_src comp="180" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1647"><net_src comp="1641" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1651"><net_src comp="184" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1654"><net_src comp="1648" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1658"><net_src comp="188" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1660"><net_src comp="1655" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1664"><net_src comp="192" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1670"><net_src comp="196" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1672"><net_src comp="1667" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1676"><net_src comp="200" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1682"><net_src comp="204" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1688"><net_src comp="208" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1694"><net_src comp="212" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1696"><net_src comp="1691" pin="1"/><net_sink comp="1578" pin=1"/></net>

<net id="1700"><net_src comp="216" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1706"><net_src comp="220" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1712"><net_src comp="224" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1718"><net_src comp="228" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1720"><net_src comp="1715" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1724"><net_src comp="232" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1726"><net_src comp="1721" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1730"><net_src comp="236" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1736"><net_src comp="240" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1738"><net_src comp="1733" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1742"><net_src comp="244" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1744"><net_src comp="1739" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="1748"><net_src comp="248" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1750"><net_src comp="1745" pin="1"/><net_sink comp="1583" pin=1"/></net>

<net id="1754"><net_src comp="252" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1760"><net_src comp="256" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1766"><net_src comp="260" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1772"><net_src comp="264" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1778"><net_src comp="268" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1780"><net_src comp="1775" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1784"><net_src comp="272" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1790"><net_src comp="276" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1792"><net_src comp="1787" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1796"><net_src comp="280" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1798"><net_src comp="1793" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1802"><net_src comp="284" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1804"><net_src comp="1799" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1808"><net_src comp="288" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1810"><net_src comp="1805" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1814"><net_src comp="292" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1820"><net_src comp="296" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1822"><net_src comp="1817" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1826"><net_src comp="427" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1830"><net_src comp="442" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1832"><net_src comp="1827" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1833"><net_src comp="1827" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1834"><net_src comp="1827" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1835"><net_src comp="1827" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1839"><net_src comp="460" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1845"><net_src comp="472" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1851"><net_src comp="480" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1856"><net_src comp="685" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1858"><net_src comp="1853" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1859"><net_src comp="1853" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1863"><net_src comp="691" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1309" pin=5"/></net>

<net id="1865"><net_src comp="1860" pin="1"/><net_sink comp="1334" pin=5"/></net>

<net id="1866"><net_src comp="1860" pin="1"/><net_sink comp="1359" pin=5"/></net>

<net id="1870"><net_src comp="772" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1875"><net_src comp="799" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1878"><net_src comp="1872" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1879"><net_src comp="1872" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1880"><net_src comp="1872" pin="1"/><net_sink comp="1588" pin=5"/></net>

<net id="1884"><net_src comp="909" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1889"><net_src comp="936" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1891"><net_src comp="1886" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1892"><net_src comp="1886" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1893"><net_src comp="1886" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1894"><net_src comp="1886" pin="1"/><net_sink comp="1588" pin=3"/></net>

<net id="1898"><net_src comp="1046" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1903"><net_src comp="1073" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1906"><net_src comp="1900" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1907"><net_src comp="1900" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1908"><net_src comp="1900" pin="1"/><net_sink comp="1588" pin=1"/></net>

<net id="1912"><net_src comp="1123" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1916"><net_src comp="1150" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1920"><net_src comp="1309" pin="6"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1925"><net_src comp="320" pin="8"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1927"><net_src comp="1922" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1931"><net_src comp="1334" pin="6"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1936"><net_src comp="337" pin="8"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1942"><net_src comp="1359" pin="6"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1947"><net_src comp="354" pin="8"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1949"><net_src comp="1944" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1953"><net_src comp="1416" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1958"><net_src comp="1488" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1963"><net_src comp="1560" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="381" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: attn_stream | {3 }
	Port: attn_softmax_info_stream | {59 }
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_lsb_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: finalize_attn : qxk_stream | {2 }
	Port: finalize_attn : f_x_msb_4_h_table_V | {4 5 }
	Port: finalize_attn : f_x_msb_4_l_table_V | {4 5 }
	Port: finalize_attn : f_x_lsb_table_V | {4 5 }
	Port: finalize_attn : f_x_msb_3_table_V | {5 6 }
	Port: finalize_attn : f_x_msb_2_table_V | {5 6 }
	Port: finalize_attn : exp_x_msb_1_table_V | {6 7 }
  - Chain level:
	State 1
		store_ln163 : 1
		store_ln163 : 1
		store_ln163 : 1
		indvar_flatten_load : 1
		indvar_flatten20_load : 1
		icmp_ln163 : 2
		add_ln163 : 2
		br_ln163 : 3
		q_patch_unadjusted_offset_load : 1
		icmp_ln165 : 2
		xor_ln163 : 3
		icmp_ln167 : 2
		and_ln163 : 3
		or_ln165 : 3
		select_ln165 : 3
		icmp_ln175 : 4
		br_ln175 : 5
		add_ln167 : 4
		add_ln165_1 : 2
		select_ln165_3 : 3
		store_ln167 : 3
		store_ln167 : 4
		store_ln167 : 5
	State 2
		rend : 1
		store_ln184 : 1
		store_ln184 : 1
		store_ln184 : 1
		store_ln184 : 1
	State 3
		q_patch_unadjusted_base : 1
		q_patch_unadjusted_block_2 : 1
		select_ln163 : 1
		select_ln163_1 : 2
		cmp90_mid1 : 2
		cmp9023 : 1
		select_ln163_2 : 3
		select_ln163_3 : 2
		select_ln163_4 : 2
		add_ln165 : 2
		select_ln165_1 : 3
		select_ln165_2 : 3
		zext_ln167 : 4
		cmp50 : 4
		trunc_ln189_1 : 1
		trunc_ln189_2 : 1
		trunc_ln189_3 : 1
		trunc_ln189_4 : 1
		attn_head_V : 2
		curr_softmax_bias_V : 1
		curr_softmax_bias_V_12 : 5
		sext_ln813 : 6
		sext_ln813_39 : 3
		ret_V : 7
		p_Result_s : 8
		exp_arg_V : 8
		exp_arg_V_1 : 9
		exp_arg_V_9 : 10
		exp_V : 11
		curr_softmax_bias_V_13 : 9
		switch_ln214 : 1
		trunc_ln189_5 : 1
		trunc_ln189_6 : 1
		trunc_ln189_7 : 1
		trunc_ln189_8 : 1
		attn_head_V_1 : 2
		curr_softmax_bias_V_4 : 1
		curr_softmax_bias_V_14 : 5
		sext_ln813_40 : 6
		sext_ln813_41 : 3
		ret_V_251 : 7
		p_Result_80 : 8
		exp_arg_V_3 : 8
		exp_arg_V_4 : 9
		exp_arg_V_10 : 10
		exp_V_1 : 11
		curr_softmax_bias_V_15 : 9
		switch_ln214 : 1
		trunc_ln189_9 : 1
		trunc_ln189_s : 1
		trunc_ln189_10 : 1
		trunc_ln189_11 : 1
		attn_head_V_2 : 2
		curr_softmax_bias_V_8 : 1
		curr_softmax_bias_V_16 : 5
		sext_ln813_42 : 6
		sext_ln813_43 : 3
		ret_V_252 : 7
		p_Result_81 : 8
		exp_arg_V_6 : 8
		exp_arg_V_7 : 9
		exp_arg_V_11 : 10
		exp_V_2 : 11
		curr_softmax_bias_V_17 : 9
		switch_ln214 : 1
		icmp_ln220 : 4
		xor_ln220 : 5
		add_ln220 : 4
		sext_ln220 : 5
		q_patch : 6
		or_ln221 : 5
		icmp_ln221 : 7
		and_ln221 : 8
		br_ln221 : 8
		zext_ln222 : 1
		add_ln222 : 2
		sext_ln222 : 3
		select_ln222 : 4
		icmp_ln222 : 5
		br_ln222 : 6
		trunc_ln2 : 1
		trunc_ln227_1 : 1
		trunc_ln227_2 : 1
		trunc_ln227_3 : 1
		tmp_s : 2
		or_ln227_5 : 3
		write_ln227 : 4
		q_patch_unadjusted_2 : 4
		store_ln167 : 3
		store_ln167 : 3
		store_ln167 : 4
		store_ln167 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
		curr_softmax_sum_V : 1
		curr_softmax_sum_V_5 : 1
		curr_softmax_sum_V_10 : 1
	State 9
		sext_ln1270 : 1
		r_V_544 : 2
		trunc_ln : 3
		curr_softmax_sum_V_2 : 4
		curr_softmax_sum_V_3 : 1
		curr_softmax_sum_V_16 : 5
		curr_softmax_sum_recip_V : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
		sext_ln1270_40 : 1
		r_V_546 : 2
		trunc_ln818_s : 3
		curr_softmax_sum_V_7 : 4
		curr_softmax_sum_V_8 : 1
		curr_softmax_sum_V_18 : 5
		curr_softmax_sum_recip_V_1 : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
		sext_ln1270_41 : 1
		r_V_548 : 2
		trunc_ln818_1 : 3
		curr_softmax_sum_V_12 : 4
		curr_softmax_sum_V_13 : 1
		curr_softmax_sum_V_20 : 5
		curr_softmax_sum_recip_V_2 : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
		store_ln214 : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		tmp_186 : 1
		zext_ln225 : 2
		write_ln225 : 3
		rend17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       grp_exp_32_10_s_fu_320      |    21   |  3.465  |   301   |   624   |
|          |       grp_exp_32_10_s_fu_337      |    21   |  3.465  |   301   |   624   |
|   call   |       grp_exp_32_10_s_fu_354      |    21   |  3.465  |   301   |   624   |
|          |   grp_recip_fixed_32_10_s_fu_371  |    0    |  0.427  |   4692  |   3554  |
|          |   grp_recip_fixed_32_10_s_fu_376  |    0    |  0.427  |   4692  |   3554  |
|          |   grp_recip_fixed_32_10_s_fu_381  |    0    |  0.427  |   4692  |   3554  |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        select_ln165_fu_472        |    0    |    0    |    0    |    3    |
|          |       select_ln165_3_fu_498       |    0    |    0    |    0    |    10   |
|          |        select_ln163_fu_599        |    0    |    0    |    0    |    8    |
|          |       select_ln163_1_fu_606       |    0    |    0    |    0    |    8    |
|          |       select_ln163_2_fu_625       |    0    |    0    |    0    |    2    |
|          |       select_ln163_3_fu_632       |    0    |    0    |    0    |    8    |
|          |       select_ln163_4_fu_639       |    0    |    0    |    0    |    6    |
|          |       select_ln165_1_fu_652       |    0    |    0    |    0    |    8    |
|          |       select_ln165_2_fu_659       |    0    |    0    |    0    |    8    |
|          |   curr_softmax_bias_V_12_fu_750   |    0    |    0    |    0    |    32   |
|          |         exp_arg_V_9_fu_790        |    0    |    0    |    0    |    32   |
|          |   curr_softmax_bias_V_13_fu_799   |    0    |    0    |    0    |    32   |
|  select  |   curr_softmax_bias_V_14_fu_887   |    0    |    0    |    0    |    32   |
|          |        exp_arg_V_10_fu_927        |    0    |    0    |    0    |    32   |
|          |   curr_softmax_bias_V_15_fu_936   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_bias_V_16_fu_1024  |    0    |    0    |    0    |    32   |
|          |        exp_arg_V_11_fu_1064       |    0    |    0    |    0    |    32   |
|          |   curr_softmax_bias_V_17_fu_1073  |    0    |    0    |    0    |    32   |
|          |          q_patch_fu_1103          |    0    |    0    |    0    |    9    |
|          |        select_ln222_fu_1143       |    0    |    0    |    0    |    8    |
|          |   curr_softmax_sum_V_15_fu_1372   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_sum_V_16_fu_1416   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_sum_V_17_fu_1444   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_sum_V_18_fu_1488   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_sum_V_19_fu_1516   |    0    |    0    |    0    |    32   |
|          |   curr_softmax_sum_V_20_fu_1560   |    0    |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          add_ln163_fu_433         |    0    |    0    |    0    |    22   |
|          |          add_ln167_fu_486         |    0    |    0    |    0    |    10   |
|          |         add_ln165_1_fu_492        |    0    |    0    |    0    |    18   |
|          |   q_patch_unadjusted_base_fu_587  |    0    |    0    |    0    |    15   |
|          | q_patch_unadjusted_block_2_fu_593 |    0    |    0    |    0    |    13   |
|          |          add_ln165_fu_646         |    0    |    0    |    0    |    15   |
|          |         add_ln220_fu_1093         |    0    |    0    |    0    |    15   |
|    add   |         add_ln222_fu_1133         |    0    |    0    |    0    |    9    |
|          |    q_patch_unadjusted_2_fu_1223   |    0    |    0    |    0    |    15   |
|          |    curr_softmax_sum_V_2_fu_1404   |    0    |    0    |    0    |    39   |
|          |    curr_softmax_sum_V_3_fu_1410   |    0    |    0    |    0    |    39   |
|          |    curr_softmax_sum_V_7_fu_1476   |    0    |    0    |    0    |    39   |
|          |    curr_softmax_sum_V_8_fu_1482   |    0    |    0    |    0    |    39   |
|          |   curr_softmax_sum_V_12_fu_1548   |    0    |    0    |    0    |    39   |
|          |   curr_softmax_sum_V_13_fu_1554   |    0    |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            ret_V_fu_766           |    0    |    0    |    0    |    39   |
|          |         exp_arg_V_1_fu_784        |    0    |    0    |    0    |    39   |
|    sub   |          ret_V_251_fu_903         |    0    |    0    |    0    |    39   |
|          |         exp_arg_V_4_fu_921        |    0    |    0    |    0    |    39   |
|          |         ret_V_252_fu_1040         |    0    |    0    |    0    |    39   |
|          |        exp_arg_V_7_fu_1058        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         attn_head_V_fu_710        |    0    |    0    |    0    |    20   |
|          |     curr_softmax_bias_V_fu_736    |    0    |    0    |    0    |    20   |
|          |        attn_head_V_1_fu_847       |    0    |    0    |    0    |    20   |
|          |    curr_softmax_bias_V_4_fu_873   |    0    |    0    |    0    |    20   |
|    mux   |        attn_head_V_2_fu_984       |    0    |    0    |    0    |    20   |
|          |   curr_softmax_bias_V_8_fu_1010   |    0    |    0    |    0    |    20   |
|          |           tmp_s_fu_1196           |    0    |    0    |    0    |    20   |
|          |     curr_softmax_sum_V_fu_1309    |    0    |    0    |    0    |    20   |
|          |    curr_softmax_sum_V_5_fu_1334   |    0    |    0    |    0    |    20   |
|          |   curr_softmax_sum_V_10_fu_1359   |    0    |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln163_fu_427         |    0    |    0    |    0    |    12   |
|          |         icmp_ln165_fu_442         |    0    |    0    |    0    |    11   |
|          |         icmp_ln167_fu_454         |    0    |    0    |    0    |    8    |
|          |         icmp_ln175_fu_480         |    0    |    0    |    0    |    8    |
|   icmp   |         cmp90_mid1_fu_613         |    0    |    0    |    0    |    10   |
|          |           cmp9023_fu_619          |    0    |    0    |    0    |    10   |
|          |            cmp50_fu_685           |    0    |    0    |    0    |    11   |
|          |         icmp_ln220_fu_1081        |    0    |    0    |    0    |    11   |
|          |         icmp_ln221_fu_1117        |    0    |    0    |    0    |    11   |
|          |         icmp_ln222_fu_1150        |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          r_V_544_fu_1388          |    3    |    0    |    0    |    20   |
|    mul   |          r_V_546_fu_1460          |    3    |    0    |    0    |    20   |
|          |          r_V_548_fu_1532          |    3    |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    xor   |          xor_ln163_fu_448         |    0    |    0    |    0    |    2    |
|          |         xor_ln220_fu_1087         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    and   |          and_ln163_fu_460         |    0    |    0    |    0    |    2    |
|          |         and_ln221_fu_1123         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    or    |          or_ln165_fu_466          |    0    |    0    |    0    |    2    |
|          |          or_ln221_fu_1111         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |    qxk_stream_read_read_fu_300    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |      write_ln227_write_fu_306     |    0    |    0    |    0    |    0    |
|          |      write_ln225_write_fu_313     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln182_fu_521        |    0    |    0    |    0    |    0    |
|          |         trunc_ln189_fu_691        |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_1_fu_694       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_2_fu_698       |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln189_3_fu_702       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_4_fu_706       |    0    |    0    |    0    |    0    |
|          |          exp_arg_V_fu_780         |    0    |    0    |    0    |    0    |
|          |         exp_arg_V_3_fu_917        |    0    |    0    |    0    |    0    |
|          |        exp_arg_V_6_fu_1054        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         or_ln182_5_fu_525         |    0    |    0    |    0    |    0    |
|          |         or_ln182_8_fu_535         |    0    |    0    |    0    |    0    |
|          |         or_ln182_s_fu_545         |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_5_fu_807       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_6_fu_817       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_7_fu_827       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_8_fu_837       |    0    |    0    |    0    |    0    |
|          |        trunc_ln189_9_fu_944       |    0    |    0    |    0    |    0    |
|partselect|        trunc_ln189_s_fu_954       |    0    |    0    |    0    |    0    |
|          |       trunc_ln189_10_fu_964       |    0    |    0    |    0    |    0    |
|          |       trunc_ln189_11_fu_974       |    0    |    0    |    0    |    0    |
|          |         trunc_ln2_fu_1156         |    0    |    0    |    0    |    0    |
|          |       trunc_ln227_1_fu_1166       |    0    |    0    |    0    |    0    |
|          |       trunc_ln227_2_fu_1176       |    0    |    0    |    0    |    0    |
|          |       trunc_ln227_3_fu_1186       |    0    |    0    |    0    |    0    |
|          |          trunc_ln_fu_1394         |    0    |    0    |    0    |    0    |
|          |       trunc_ln818_s_fu_1466       |    0    |    0    |    0    |    0    |
|          |       trunc_ln818_1_fu_1538       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln167_fu_666         |    0    |    0    |    0    |    0    |
|          |        zext_ln167_1_fu_670        |    0    |    0    |    0    |    0    |
|          |         zext_ln222_fu_1129        |    0    |    0    |    0    |    0    |
|          |        zext_ln1190_fu_1378        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln1273_fu_1385        |    0    |    0    |    0    |    0    |
|          |       zext_ln1190_1_fu_1450       |    0    |    0    |    0    |    0    |
|          |       zext_ln1273_3_fu_1457       |    0    |    0    |    0    |    0    |
|          |       zext_ln1190_2_fu_1522       |    0    |    0    |    0    |    0    |
|          |       zext_ln1273_4_fu_1529       |    0    |    0    |    0    |    0    |
|          |         zext_ln225_fu_1601        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         sext_ln813_fu_758         |    0    |    0    |    0    |    0    |
|          |        sext_ln813_39_fu_762       |    0    |    0    |    0    |    0    |
|          |        sext_ln813_40_fu_895       |    0    |    0    |    0    |    0    |
|          |        sext_ln813_41_fu_899       |    0    |    0    |    0    |    0    |
|          |       sext_ln813_42_fu_1032       |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln813_43_fu_1036       |    0    |    0    |    0    |    0    |
|          |         sext_ln220_fu_1099        |    0    |    0    |    0    |    0    |
|          |         sext_ln222_fu_1139        |    0    |    0    |    0    |    0    |
|          |        sext_ln1270_fu_1381        |    0    |    0    |    0    |    0    |
|          |       sext_ln1270_40_fu_1453      |    0    |    0    |    0    |    0    |
|          |       sext_ln1270_41_fu_1525      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         p_Result_s_fu_772         |    0    |    0    |    0    |    0    |
| bitselect|         p_Result_80_fu_909        |    0    |    0    |    0    |    0    |
|          |        p_Result_81_fu_1046        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|         or_ln227_5_fu_1210        |    0    |    0    |    0    |    0    |
|          |          tmp_186_fu_1588          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    72   |  11.676 |  14979  |  14067  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        and_ln163_reg_1836        |    1   |
|        and_ln221_reg_1909        |    1   |
|     attn_blocks_0_2_reg_1655     |   128  |
|     attn_blocks_1_2_reg_1661     |   128  |
|     attn_blocks_2_2_reg_1667     |   128  |
|     attn_blocks_3_2_reg_1673     |   128  |
|          cmp50_reg_1853          |    1   |
|  curr_softmax_bias_V_13_reg_1872 |   32   |
|  curr_softmax_bias_V_15_reg_1886 |   32   |
|  curr_softmax_bias_V_17_reg_1900 |   32   |
|  curr_softmax_sum_V_10_reg_1939  |   32   |
|  curr_softmax_sum_V_16_reg_1950  |   32   |
|  curr_softmax_sum_V_18_reg_1955  |   32   |
|  curr_softmax_sum_V_20_reg_1960  |   32   |
|   curr_softmax_sum_V_5_reg_1928  |   32   |
|    curr_softmax_sum_V_reg_1917   |   32   |
|         exp_V_1_reg_1933         |   31   |
|         exp_V_2_reg_1944         |   31   |
|          exp_V_reg_1922          |   31   |
|        icmp_ln163_reg_1823       |    1   |
|        icmp_ln165_reg_1827       |    1   |
|        icmp_ln175_reg_1848       |    1   |
|        icmp_ln222_reg_1913       |    1   |
|     indvar_flatten20_reg_1648    |   15   |
|      indvar_flatten_reg_1627     |   11   |
|         k_patch_reg_1620         |    8   |
|       p_Result_80_reg_1881       |    1   |
|       p_Result_81_reg_1895       |    1   |
|        p_Result_s_reg_1867       |    1   |
|   q_patch_unadjusted_1_reg_1641  |    8   |
| q_patch_unadjusted_block_reg_1634|    6   |
|q_patch_unadjusted_offset_reg_1613|    3   |
|    q_patch_unadjusted_reg_1606   |    8   |
|       select_ln165_reg_1842      |    3   |
|   softmax_biases_V_10_reg_1811   |   32   |
|   softmax_biases_V_11_reg_1817   |   32   |
|    softmax_biases_V_1_reg_1757   |   32   |
|    softmax_biases_V_2_reg_1763   |   32   |
|    softmax_biases_V_3_reg_1769   |   32   |
|    softmax_biases_V_4_reg_1775   |   32   |
|    softmax_biases_V_5_reg_1781   |   32   |
|    softmax_biases_V_6_reg_1787   |   32   |
|    softmax_biases_V_7_reg_1793   |   32   |
|    softmax_biases_V_8_reg_1799   |   32   |
|    softmax_biases_V_9_reg_1805   |   32   |
|     softmax_biases_V_reg_1751    |   32   |
|    softmax_sums_V_10_reg_1739    |   32   |
|    softmax_sums_V_11_reg_1745    |   32   |
|     softmax_sums_V_1_reg_1685    |   32   |
|     softmax_sums_V_2_reg_1691    |   32   |
|     softmax_sums_V_3_reg_1697    |   32   |
|     softmax_sums_V_4_reg_1703    |   32   |
|     softmax_sums_V_5_reg_1709    |   32   |
|     softmax_sums_V_6_reg_1715    |   32   |
|     softmax_sums_V_7_reg_1721    |   32   |
|     softmax_sums_V_8_reg_1727    |   32   |
|     softmax_sums_V_9_reg_1733    |   32   |
|      softmax_sums_V_reg_1679     |   32   |
|       trunc_ln189_reg_1860       |    2   |
+----------------------------------+--------+
|               Total              |  1735  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_recip_fixed_32_10_s_fu_371 |  p1  |   2  |  32  |   64   ||    9    |
| grp_recip_fixed_32_10_s_fu_376 |  p1  |   2  |  32  |   64   ||    9    |
| grp_recip_fixed_32_10_s_fu_381 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   192  ||  1.281  ||    27   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   72   |   11   |  14979 |  14067 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |  1735  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   72   |   12   |  16714 |  14094 |
+-----------+--------+--------+--------+--------+
