 
****************************************
Report : area
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:49 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        40137
Number of nets:                        325683
Number of cells:                       286432
Number of combinational cells:         213482
Number of sequential cells:             72662
Number of macros/black boxes:               0
Number of buf/inv:                      27958
Number of references:                      24

Combinational area:              99203.455176
Buf/Inv area:                     7390.267222
Noncombinational area:          101182.598256
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                200386.053432
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------------------------------------------------------------------------------------------------------
top                               200386.0534    100.0      0.0000       0.0000  0.0000  top
u_cbfp                             56555.8460     28.2  23039.9666   33382.6650  0.0000  fft_cbfp_module0
u_cbfp/clk_gate_applied_shift_out_reg_127_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_7
u_cbfp/clk_gate_applied_shift_out_reg_191_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_8
u_cbfp/clk_gate_applied_shift_out_reg_255_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_9
u_cbfp/clk_gate_applied_shift_out_reg_319_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_10
u_cbfp/clk_gate_applied_shift_out_reg_383_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_11
u_cbfp/clk_gate_applied_shift_out_reg_447_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_12
u_cbfp/clk_gate_applied_shift_out_reg_511_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_13
u_cbfp/clk_gate_applied_shift_out_reg_63_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_6
u_cbfp/clk_gate_bfly02_imag_out_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_5
u_cbfp/clk_gate_block_group_min_imag_reg_0__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_22
u_cbfp/clk_gate_block_group_min_imag_reg_0__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_23
u_cbfp/clk_gate_block_group_min_imag_reg_0__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_24
u_cbfp/clk_gate_block_group_min_imag_reg_0__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_25
u_cbfp/clk_gate_block_group_min_imag_reg_1__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_26
u_cbfp/clk_gate_block_group_min_imag_reg_1__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_27
u_cbfp/clk_gate_block_group_min_imag_reg_1__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_28
u_cbfp/clk_gate_block_group_min_imag_reg_1__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_29
u_cbfp/clk_gate_block_group_min_imag_reg_2__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_30
u_cbfp/clk_gate_block_group_min_imag_reg_2__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_31
u_cbfp/clk_gate_block_group_min_imag_reg_2__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_32
u_cbfp/clk_gate_block_group_min_imag_reg_2__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_33
u_cbfp/clk_gate_block_group_min_imag_reg_3__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_34
u_cbfp/clk_gate_block_group_min_imag_reg_3__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_35
u_cbfp/clk_gate_block_group_min_imag_reg_3__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_36
u_cbfp/clk_gate_block_group_min_imag_reg_3__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_37
u_cbfp/clk_gate_block_group_min_imag_reg_4__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_38
u_cbfp/clk_gate_block_group_min_imag_reg_4__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_39
u_cbfp/clk_gate_block_group_min_imag_reg_4__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_40
u_cbfp/clk_gate_block_group_min_imag_reg_4__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_41
u_cbfp/clk_gate_block_group_min_imag_reg_5__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_42
u_cbfp/clk_gate_block_group_min_imag_reg_5__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_43
u_cbfp/clk_gate_block_group_min_imag_reg_5__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_44
u_cbfp/clk_gate_block_group_min_imag_reg_5__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_45
u_cbfp/clk_gate_block_group_min_imag_reg_6__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_46
u_cbfp/clk_gate_block_group_min_imag_reg_6__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_47
u_cbfp/clk_gate_block_group_min_imag_reg_6__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_48
u_cbfp/clk_gate_block_group_min_imag_reg_6__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_49
u_cbfp/clk_gate_block_group_min_imag_reg_7__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_50
u_cbfp/clk_gate_block_group_min_imag_reg_7__1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_51
u_cbfp/clk_gate_block_group_min_imag_reg_7__2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_52
u_cbfp/clk_gate_block_group_min_imag_reg_7__3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_53
u_cbfp/clk_gate_block_shift_value_reg_0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_14
u_cbfp/clk_gate_block_shift_value_reg_1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_15
u_cbfp/clk_gate_block_shift_value_reg_2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_16
u_cbfp/clk_gate_block_shift_value_reg_3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_17
u_cbfp/clk_gate_block_shift_value_reg_4_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_18
u_cbfp/clk_gate_block_shift_value_reg_5_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_19
u_cbfp/clk_gate_block_shift_value_reg_6_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_20
u_cbfp/clk_gate_block_shift_value_reg_7_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_21
u_cbfp/clk_gate_block_storage_imag_reg_0__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_87
u_cbfp/clk_gate_block_storage_imag_reg_0__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_103
u_cbfp/clk_gate_block_storage_imag_reg_0__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_119
u_cbfp/clk_gate_block_storage_imag_reg_0__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_135
u_cbfp/clk_gate_block_storage_imag_reg_1__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_151
u_cbfp/clk_gate_block_storage_imag_reg_1__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_167
u_cbfp/clk_gate_block_storage_imag_reg_1__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_183
u_cbfp/clk_gate_block_storage_imag_reg_1__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_199
u_cbfp/clk_gate_block_storage_imag_reg_2__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_215
u_cbfp/clk_gate_block_storage_imag_reg_2__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_231
u_cbfp/clk_gate_block_storage_imag_reg_2__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_247
u_cbfp/clk_gate_block_storage_imag_reg_2__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_263
u_cbfp/clk_gate_block_storage_imag_reg_3__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_279
u_cbfp/clk_gate_block_storage_imag_reg_3__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_295
u_cbfp/clk_gate_block_storage_imag_reg_3__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_311
u_cbfp/clk_gate_block_storage_imag_reg_3__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_327
u_cbfp/clk_gate_block_storage_imag_reg_4__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_343
u_cbfp/clk_gate_block_storage_imag_reg_4__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_359
u_cbfp/clk_gate_block_storage_imag_reg_4__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_375
u_cbfp/clk_gate_block_storage_imag_reg_4__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_391
u_cbfp/clk_gate_block_storage_imag_reg_5__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_407
u_cbfp/clk_gate_block_storage_imag_reg_5__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_423
u_cbfp/clk_gate_block_storage_imag_reg_5__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_439
u_cbfp/clk_gate_block_storage_imag_reg_5__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_455
u_cbfp/clk_gate_block_storage_imag_reg_6__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_471
u_cbfp/clk_gate_block_storage_imag_reg_6__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_487
u_cbfp/clk_gate_block_storage_imag_reg_6__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_503
u_cbfp/clk_gate_block_storage_imag_reg_6__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_519
u_cbfp/clk_gate_block_storage_imag_reg_7__0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_535
u_cbfp/clk_gate_block_storage_imag_reg_7__16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_551
u_cbfp/clk_gate_block_storage_imag_reg_7__32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_567
u_cbfp/clk_gate_block_storage_imag_reg_7__48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_583
u_cbfp/clk_gate_group_min_valid_reg_7_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_1
u_cbfp/clk_gate_input_block_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_599
u_cbfp/clk_gate_output_block_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_4
u_cbfp/clk_gate_output_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_3
u_cbfp/clk_gate_pipeline_delay_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_2
u_cbfp/clk_gate_stage1_buffer_real_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_86
u_cbfp2                             4135.4928      2.1   3008.7384    1074.6936  0.0000  fft_cbfp_module1
u_cbfp2/clk_gate_applied_shift_out_2_reg_0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_1
u_cbfp2/clk_gate_applied_shift_out_2_reg_100_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_101
u_cbfp2/clk_gate_applied_shift_out_2_reg_112_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_113
u_cbfp2/clk_gate_applied_shift_out_2_reg_128_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_129
u_cbfp2/clk_gate_applied_shift_out_2_reg_144_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_145
u_cbfp2/clk_gate_applied_shift_out_2_reg_160_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_161
u_cbfp2/clk_gate_applied_shift_out_2_reg_16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_17
u_cbfp2/clk_gate_applied_shift_out_2_reg_176_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_177
u_cbfp2/clk_gate_applied_shift_out_2_reg_192_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_193
u_cbfp2/clk_gate_applied_shift_out_2_reg_208_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_209
u_cbfp2/clk_gate_applied_shift_out_2_reg_224_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_225
u_cbfp2/clk_gate_applied_shift_out_2_reg_240_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_241
u_cbfp2/clk_gate_applied_shift_out_2_reg_256_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_257
u_cbfp2/clk_gate_applied_shift_out_2_reg_272_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_273
u_cbfp2/clk_gate_applied_shift_out_2_reg_288_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_289
u_cbfp2/clk_gate_applied_shift_out_2_reg_304_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_305
u_cbfp2/clk_gate_applied_shift_out_2_reg_320_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_321
u_cbfp2/clk_gate_applied_shift_out_2_reg_32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_33
u_cbfp2/clk_gate_applied_shift_out_2_reg_336_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_337
u_cbfp2/clk_gate_applied_shift_out_2_reg_352_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_353
u_cbfp2/clk_gate_applied_shift_out_2_reg_368_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_369
u_cbfp2/clk_gate_applied_shift_out_2_reg_384_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_385
u_cbfp2/clk_gate_applied_shift_out_2_reg_400_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_401
u_cbfp2/clk_gate_applied_shift_out_2_reg_416_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_417
u_cbfp2/clk_gate_applied_shift_out_2_reg_432_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_433
u_cbfp2/clk_gate_applied_shift_out_2_reg_448_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_449
u_cbfp2/clk_gate_applied_shift_out_2_reg_464_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_465
u_cbfp2/clk_gate_applied_shift_out_2_reg_480_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_481
u_cbfp2/clk_gate_applied_shift_out_2_reg_48_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_49
u_cbfp2/clk_gate_applied_shift_out_2_reg_496_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_497
u_cbfp2/clk_gate_applied_shift_out_2_reg_64_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_65
u_cbfp2/clk_gate_applied_shift_out_2_reg_80_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_81
u_cbfp2/clk_gate_data_counter_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_0
u_cbfp2/clk_gate_valid_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_module1_513
u_final_cbfp_scaler                 2794.3008      1.4   1581.3816     628.9752  0.0000  final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16
u_final_cbfp_scaler/clk_gate_internal_cycle_idx_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16_0
u_final_cbfp_scaler/clk_gate_valid_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16_1
u_final_cbfp_scaler/indexsum_calc    580.8816      0.3    580.8816       0.0000  0.0000  indexsum_calculator_SHIFT_WIDTH5_TOTAL_SIZE512_DATA_PER_CLK16
u_final_output                     31237.5233     15.6  11092.2913   20091.6401  0.0000  streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16
u_final_output/clk_gate_dout_i_reg_0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_1
u_final_output/clk_gate_internal_cycle_idx_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_0
u_final_output/clk_gate_output_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_514
u_final_output/clk_gate_storage_i_reg_16_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_18
u_final_output/clk_gate_storage_i_reg_17_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_19
u_final_output/clk_gate_storage_i_reg_18_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_20
u_final_output/clk_gate_storage_i_reg_19_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_21
u_final_output/clk_gate_storage_i_reg_20_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_22
u_final_output/clk_gate_storage_i_reg_21_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_23
u_final_output/clk_gate_storage_i_reg_22_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_24
u_final_output/clk_gate_storage_i_reg_23_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_25
u_final_output/clk_gate_storage_i_reg_24_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_26
u_final_output/clk_gate_storage_i_reg_25_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_27
u_final_output/clk_gate_storage_i_reg_26_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_28
u_final_output/clk_gate_storage_i_reg_27_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_29
u_final_output/clk_gate_storage_i_reg_28_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_30
u_final_output/clk_gate_storage_i_reg_29_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_31
u_final_output/clk_gate_storage_i_reg_30_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_32
u_final_output/clk_gate_storage_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_33
u_final_output/clk_gate_storage_i_reg_32_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_34
u_final_output/clk_gate_storage_i_reg_33_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_35
u_final_output/clk_gate_storage_i_reg_34_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_36
u_final_output/clk_gate_storage_i_reg_35_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_37
u_final_output/clk_gate_storage_i_reg_36_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_38
u_final_output/clk_gate_storage_i_reg_37_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_39
u_final_output/clk_gate_storage_i_reg_38_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_40
u_final_output/clk_gate_storage_i_reg_39_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_41
u_final_output/clk_gate_storage_i_reg_40_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_42
u_final_output/clk_gate_storage_i_reg_41_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_43
u_final_output/clk_gate_storage_i_reg_42_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_44
u_final_output/clk_gate_storage_i_reg_43_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_45
u_final_output/clk_gate_storage_i_reg_44_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_46
u_final_output/clk_gate_storage_i_reg_45_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_47
u_final_output/clk_gate_storage_i_reg_46_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_48
u_final_output/clk_gate_storage_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16_49
u_shift1                             925.9584      0.5    311.0424     613.3848  0.0000  shift_processor_IN_WIDTH20_OUT_WIDTH12
u_shift1/clk_gate_dout_q_reg_15_       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_shift_processor_IN_WIDTH20_OUT_WIDTH12
u_shift2                             891.3672      0.4    194.6016     695.2344  0.0000  shift_processor_IN_WIDTH23_OUT_WIDTH14
u_shift2/clk_gate_dout_q_reg_15_       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_shift_processor_IN_WIDTH23_OUT_WIDTH14
u_shift3                             902.5728      0.5    105.9312     795.1104  0.0000  shift_processor_IN_WIDTH23_OUT_WIDTH15
u_shift3/clk_gate_dout_q_reg_15_       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_shift_processor_IN_WIDTH23_OUT_WIDTH15
u_stage1_1_0                        1464.9408      0.7    706.3008     757.1088  0.0000  stage_buffer_und16_IN_WIDTH14_OUT_WIDTH15_BLK_SIZE16
u_stage1_1_0/clk_gate_dout_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_und16_IN_WIDTH14_OUT_WIDTH15_BLK_SIZE16
u_stage2_0_1                        1179.4416      0.6    589.8600     588.0504  0.0000  stage_buffer_und8_IN_WIDTH12_OUT_WIDTH13_BLK_SIZE16
u_stage2_0_1/clk_gate_dout_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_und8_IN_WIDTH12_OUT_WIDTH13_BLK_SIZE16
u_stage2_0_2                         645.6096      0.3     50.6688     593.4096  0.0000  stage_2_0_2
u_stage2_0_2/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_2_0_2
u_stage2_1_1                        1317.6672      0.7    633.0816     683.0544  0.0000  stage_buffer_und4_IN_WIDTH13_OUT_WIDTH14_BLK_SIZE16
u_stage2_1_1/clk_gate_dout_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_und4_IN_WIDTH13_OUT_WIDTH14_BLK_SIZE16
u_stage2_1_2                        1944.9024      1.0   1142.9016     800.4696  0.0000  stage_2_1_2
u_stage2_1_2/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_2_1_2
u_stage2_2_1                        1459.3032      0.7    748.4088     709.3632  0.0000  stage_buffer_und2_IN_WIDTH15_OUT_WIDTH16_BLK_SIZE16
u_stage2_2_1/clk_gate_dout_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_und2_IN_WIDTH15_OUT_WIDTH16_BLK_SIZE16
u_stage_0_0_1                      24003.4389     12.0  10090.6080   13854.6453  0.0000  stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0
u_stage_0_0_1/clk_gate_blk_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_516
u_stage_0_0_1/clk_gate_ram_i_reg_111_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_401
u_stage_0_0_1/clk_gate_ram_i_reg_127_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_385
u_stage_0_0_1/clk_gate_ram_i_reg_143_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_369
u_stage_0_0_1/clk_gate_ram_i_reg_159_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_353
u_stage_0_0_1/clk_gate_ram_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_497
u_stage_0_0_1/clk_gate_ram_i_reg_175_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_337
u_stage_0_0_1/clk_gate_ram_i_reg_191_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_321
u_stage_0_0_1/clk_gate_ram_i_reg_207_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_305
u_stage_0_0_1/clk_gate_ram_i_reg_223_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_289
u_stage_0_0_1/clk_gate_ram_i_reg_239_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_273
u_stage_0_0_1/clk_gate_ram_i_reg_255_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_257
u_stage_0_0_1/clk_gate_ram_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_481
u_stage_0_0_1/clk_gate_ram_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_465
u_stage_0_0_1/clk_gate_ram_i_reg_63_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_449
u_stage_0_0_1/clk_gate_ram_i_reg_79_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_433
u_stage_0_0_1/clk_gate_ram_i_reg_95_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_417
u_stage_0_0_1/clk_gate_rd_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_517
u_stage_0_0_1/clk_gate_sreg_q2_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_513
u_stage_0_0_1/clk_gate_sub_buf_i_reg_111_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_145
u_stage_0_0_1/clk_gate_sub_buf_i_reg_127_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_129
u_stage_0_0_1/clk_gate_sub_buf_i_reg_129_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_127
u_stage_0_0_1/clk_gate_sub_buf_i_reg_159_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_97
u_stage_0_0_1/clk_gate_sub_buf_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_241
u_stage_0_0_1/clk_gate_sub_buf_i_reg_175_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_81
u_stage_0_0_1/clk_gate_sub_buf_i_reg_191_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_65
u_stage_0_0_1/clk_gate_sub_buf_i_reg_207_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_49
u_stage_0_0_1/clk_gate_sub_buf_i_reg_223_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_33
u_stage_0_0_1/clk_gate_sub_buf_i_reg_239_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_17
u_stage_0_0_1/clk_gate_sub_buf_i_reg_255_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_1
u_stage_0_0_1/clk_gate_sub_buf_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_225
u_stage_0_0_1/clk_gate_sub_buf_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_209
u_stage_0_0_1/clk_gate_sub_buf_i_reg_63_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_193
u_stage_0_0_1/clk_gate_sub_buf_i_reg_65_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_191
u_stage_0_0_1/clk_gate_sub_buf_i_reg_95_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_161
u_stage_0_0_1/clk_gate_total_input_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_515
u_stage_0_0_1/clk_gate_valid_timer_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_514
u_stage_0_0_1/clk_gate_wr_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_0
u_stage_0_1_1                      15276.5734      7.6   5729.8200    9513.0670  0.0000  stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0
u_stage_0_1_1/clk_gate_blk_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_260
u_stage_0_1_1/clk_gate_ram_i_reg_111_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_145
u_stage_0_1_1/clk_gate_ram_i_reg_127_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_129
u_stage_0_1_1/clk_gate_ram_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_241
u_stage_0_1_1/clk_gate_ram_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_225
u_stage_0_1_1/clk_gate_ram_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_209
u_stage_0_1_1/clk_gate_ram_i_reg_63_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_193
u_stage_0_1_1/clk_gate_ram_i_reg_79_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_177
u_stage_0_1_1/clk_gate_ram_i_reg_95_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_161
u_stage_0_1_1/clk_gate_rd_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_261
u_stage_0_1_1/clk_gate_sreg_q2_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_257
u_stage_0_1_1/clk_gate_sub_buf_i_reg_106_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_22
u_stage_0_1_1/clk_gate_sub_buf_i_reg_122_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_6
u_stage_0_1_1/clk_gate_sub_buf_i_reg_26_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_102
u_stage_0_1_1/clk_gate_sub_buf_i_reg_42_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_86
u_stage_0_1_1/clk_gate_sub_buf_i_reg_58_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_70
u_stage_0_1_1/clk_gate_sub_buf_i_reg_6_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_122
u_stage_0_1_1/clk_gate_sub_buf_i_reg_71_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_57
u_stage_0_1_1/clk_gate_sub_buf_i_reg_90_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_38
u_stage_0_1_1/clk_gate_total_input_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_259
u_stage_0_1_1/clk_gate_valid_timer_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_258
u_stage_0_1_1/clk_gate_wr_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0_0
u_stage_0_2_1                       9465.3911      4.7   3590.0376    5855.4479  0.0000  stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
u_stage_0_2_1/clk_gate_ram_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_113
u_stage_0_2_1/clk_gate_ram_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_97
u_stage_0_2_1/clk_gate_ram_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_81
u_stage_0_2_1/clk_gate_ram_i_reg_63_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_65
u_stage_0_2_1/clk_gate_rd_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_133
u_stage_0_2_1/clk_gate_sreg_q2_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_129
u_stage_0_2_1/clk_gate_sub_buf_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_49
u_stage_0_2_1/clk_gate_sub_buf_i_reg_30_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_34
u_stage_0_2_1/clk_gate_sub_buf_i_reg_47_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_17
u_stage_0_2_1/clk_gate_sub_buf_i_reg_62_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_2
u_stage_0_2_1/clk_gate_total_input_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_131
u_stage_0_2_1/clk_gate_valid_timer_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_130
u_stage_0_2_1/clk_gate_wr_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_0
u_stage_1_0_1                       5119.9847      2.6   1997.7288    3110.0063  0.0000  stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
u_stage_1_0_1/clk_gate_ram_i_reg_10_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_54
u_stage_1_0_1/clk_gate_ram_i_reg_31_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_33
u_stage_1_0_1/clk_gate_rd_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_68
u_stage_1_0_1/clk_gate_sreg_q2_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_65
u_stage_1_0_1/clk_gate_sub_buf_i_reg_14_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_18
u_stage_1_0_1/clk_gate_sub_buf_i_reg_29_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_3
u_stage_1_0_1/clk_gate_total_input_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_67
u_stage_1_0_1/clk_gate_valid_timer_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_66
u_stage_1_0_2                       3872.4047      1.9   1527.2328    2335.9847  0.0000  stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
u_stage_1_0_2/clk_gate_ram_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_17
u_stage_1_0_2/clk_gate_rd_ptr_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_36
u_stage_1_0_2/clk_gate_sreg_q2_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_33
u_stage_1_0_2/clk_gate_sub_buf_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_1
u_stage_1_0_2/clk_gate_total_input_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_35
u_stage_1_0_2/clk_gate_valid_timer_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1_34
u_twiddle1_1                         943.2888      0.5    359.4840     580.7424  0.0000  stage_1_0_2
u_twiddle1_1/clk_gate_cycle_counter_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_1_0_2_1
u_twiddle1_1/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_1_0_2_0
u_twiddle1_2                        5097.9911      2.5   4364.6159     730.3128  0.0000  stage_1_1_2
u_twiddle1_2/clk_gate_blk_cnt_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_1_1_2_1
u_twiddle1_2/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_1_1_2_0
u_twidle0_1                          847.1016      0.4    366.7224     478.8480  0.0000  stage_0_0_2
u_twidle0_1/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_0_0_2
u_twidle0_2                         7945.1183      4.0   7307.7215     634.3344  0.0000  stage_0_1_2
u_twidle0_2/clk_gate_fac_idx_reg       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_0_1_2_1
u_twidle0_2/clk_gate_fac_reg_q_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_stage_0_1_2_0
u_twidle0_3                        14253.1751      7.1  13161.7775    1089.8664  0.0000  twidle0_3_IN_WIDTH14_OUT_WIDTH23
u_twidle0_3/clk_gate_data_idx_reg      1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_twidle0_3_IN_WIDTH14_OUT_WIDTH23
u_twidle1_3                         8106.6599      4.0   6921.6503    1183.4784  0.0000  twidle1_3_IN_WIDTH15_OUT_WIDTH25
u_twidle1_3/clk_gate_dout_i_reg_15_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_twidle1_3_IN_WIDTH15_OUT_WIDTH25
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------------------------------------------------------------------------------------------------------
Total                                                   99203.4552  101182.5983  0.0000

1
 
****************************************
Report : qor
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:49 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:       1323.77
  Critical Path Slack:           3.90
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -17.93
  Total Hold Violation:     -14316.24
  No. of Hold Violations:     3340.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        288
  Hierarchical Port Count:      39429
  Leaf Cell Count:             286144
  Buf/Inv Cell Count:           27958
  Buf Cell Count:                3089
  Inv Cell Count:               24869
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    213482
  Sequential Cell Count:        72662
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    99203.455176
  Noncombinational Area:
                        101182.598256
  Buf/Inv Area:           7390.267222
  Total Buffer Area:          1827.35
  Total Inverter Area:        5562.92
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            200386.053432
  Design Area:          200386.053432


  Design Rules
  -----------------------------------
  Total Number of Nets:        304104
  Nets With Violations:        298762
  Max Trans Violations:        298761
  Max Cap Violations:               0
  Max Fanout Violations:           41
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  712.03
  Logic Optimization:                132.77
  Mapping Optimization:             1579.37
  -----------------------------------------
  Overall Compile Time:             4351.86
  Overall Compile Wall Clock Time:  2413.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 17.93  TNS: 14316.24  Number of Violating Paths: 3340

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:50 2025
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16
****************************************

Resource Report for this hierarchy in file
        ./fft_fixed_valid/bit_reversal_reorder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=9    | add_63 (bit_reversal_reorder.sv:63) |
| add_x_2        | DW01_add       | width=3    | add_25_C72 (bit_reversal_reorder.sv:25) |
| add_x_3        | DW01_add       | width=4    | add_25_2_C72 (bit_reversal_reorder.sv:25) |
| add_x_7        | DW01_add       | width=3    | add_25_C72_I2 (bit_reversal_reorder.sv:25) |
| add_x_8        | DW01_add       | width=4    | add_25_2_C72_I2 (bit_reversal_reorder.sv:25) |
| add_x_13       | DW01_add       | width=3    | add_25_C72_I3 (bit_reversal_reorder.sv:25) |
| add_x_14       | DW01_add       | width=4    | add_25_2_C72_I3 (bit_reversal_reorder.sv:25) |
| add_x_19       | DW01_add       | width=3    | add_25_C72_I4 (bit_reversal_reorder.sv:25) |
| add_x_20       | DW01_add       | width=4    | add_25_2_C72_I4 (bit_reversal_reorder.sv:25) |
| add_x_26       | DW01_add       | width=3    | add_25_C72_I5 (bit_reversal_reorder.sv:25) |
| add_x_27       | DW01_add       | width=4    | add_25_2_C72_I5 (bit_reversal_reorder.sv:25) |
| add_x_32       | DW01_add       | width=3    | add_25_C72_I6 (bit_reversal_reorder.sv:25) |
| add_x_33       | DW01_add       | width=4    | add_25_2_C72_I6 (bit_reversal_reorder.sv:25) |
| add_x_39       | DW01_add       | width=3    | add_25_C72_I7 (bit_reversal_reorder.sv:25) |
| add_x_40       | DW01_add       | width=4    | add_25_2_C72_I7 (bit_reversal_reorder.sv:25) |
| add_x_46       | DW01_add       | width=3    | add_25_C72_I8 (bit_reversal_reorder.sv:25) |
| add_x_47       | DW01_add       | width=4    | add_25_2_C72_I8 (bit_reversal_reorder.sv:25) |
| add_x_54       | DW01_add       | width=3    | add_25_C72_I9 (bit_reversal_reorder.sv:25) |
| add_x_55       | DW01_add       | width=4    | add_25_2_C72_I9 (bit_reversal_reorder.sv:25) |
| add_x_60       | DW01_add       | width=3    | add_25_C72_I10 (bit_reversal_reorder.sv:25) |
| add_x_61       | DW01_add       | width=4    | add_25_2_C72_I10 (bit_reversal_reorder.sv:25) |
| add_x_67       | DW01_add       | width=3    | add_25_C72_I11 (bit_reversal_reorder.sv:25) |
| add_x_68       | DW01_add       | width=4    | add_25_2_C72_I11 (bit_reversal_reorder.sv:25) |
| add_x_74       | DW01_add       | width=3    | add_25_C72_I12 (bit_reversal_reorder.sv:25) |
| add_x_75       | DW01_add       | width=4    | add_25_2_C72_I12 (bit_reversal_reorder.sv:25) |
| add_x_82       | DW01_add       | width=3    | add_25_C72_I13 (bit_reversal_reorder.sv:25) |
| add_x_83       | DW01_add       | width=4    | add_25_2_C72_I13 (bit_reversal_reorder.sv:25) |
| add_x_89       | DW01_add       | width=3    | add_25_C72_I14 (bit_reversal_reorder.sv:25) |
| add_x_90       | DW01_add       | width=4    | add_25_2_C72_I14 (bit_reversal_reorder.sv:25) |
| add_x_97       | DW01_add       | width=3    | add_25_C72_I15 (bit_reversal_reorder.sv:25) |
| add_x_98       | DW01_add       | width=4    | add_25_2_C72_I15 (bit_reversal_reorder.sv:25) |
| add_x_105      | DW01_add       | width=3    | add_25_C72_I16 (bit_reversal_reorder.sv:25) |
| add_x_106      | DW01_add       | width=4    | add_25_2_C72_I16 (bit_reversal_reorder.sv:25) |
| gte_x_113      | DW_cmp         | width=9    | gte_84 (bit_reversal_reorder.sv:84) |
| add_x_114      | DW01_inc       | width=6    | add_101 (bit_reversal_reorder.sv:101) |
=============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'add_25_2_C72 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I2 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I2 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I2 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I2 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I2 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I2 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I2 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I2 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_8_C72_I2 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I2 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I3 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I3 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I3 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I3 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I3 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I3 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I3 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I3 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_7_C72_I3 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I3 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I4 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I4 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I4 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I4 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I4 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I4 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I4 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I4 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_7_C72_I4 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I4 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I5 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I5 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I5 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I5 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I5 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I5 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I5 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I5 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_6_C72_I5 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I5 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I6 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I6 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I6 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I6 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I6 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I6 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I6 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I6 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_6_C72_I6 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I6 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I7 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I7 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I7 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I7 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I7 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I7 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I7 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I7 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_6_C72_I7 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I7 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I8 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I8 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I8 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I8 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I8 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I8 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I8 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I8 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_6_C72_I8 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I8 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I9 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I9 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I9 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I9 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I9 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I9 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I9 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I9 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I9 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I9 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I10 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I10 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I10 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I10 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I10 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I10 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I10 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I10 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I10 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I10 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I11 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I11 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I11 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I11 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I11 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I11 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I11 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I11 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I11 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I11 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I12 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I12 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I12 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I12 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I12 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I12 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I12 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I12 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I12 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I12 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I13 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I13 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I13 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I13 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I13 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I13 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I13 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I13 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I13 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I13 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I14 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I14 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I14 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I14 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I14 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I14 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I14 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I14 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I14 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I14 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I15 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I15 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I15 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I15 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I15 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I15 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I15 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I15 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I15 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I15 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_C72_I16 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_71_I16 (bit_reversal_reorder.sv:71)'.  (HDL-120)

Information: Operator associated with resources 'add_25_2_C72_I16 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_C72_I16 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_3_C72_I16 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_2_C72_I16 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_4_C72_I16 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_3_C72_I16 (bit_reversal_reorder.sv:25)'.  (HDL-120)

Information: Operator associated with resources 'add_25_5_C72_I16 (bit_reversal_reorder.sv:25)' in design 'streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_25_4_C72_I16 (bit_reversal_reorder.sv:25)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
| add_x_74           | DW01_add         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| add_x_82           | DW01_add         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| add_x_90           | DW01_add         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| add_x_98           | DW01_add         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| add_x_106          | DW01_add         | apparch (area)     |                |
| gte_x_113          | DW_cmp           | apparch (area)     |                |
| add_x_114          | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=9    | add_81 (cbfp.sv:81)        |
| add_x_2        | DW01_inc       | width=6    | add_92 (cbfp.sv:92)        |
| gte_x_11       | DW_cmp         | width=6    | gte_117 (cbfp.sv:117)      |
| ashr_12        | DW_rightsh     | A_width=16 | sra_120 (cbfp.sv:120)      |
|                |                | SH_width=7 |                            |
| ash_13         | DW_leftsh      | A_width=13 | sla_122 (cbfp.sv:122)      |
|                |                | SH_width=7 |                            |
| gte_x_14       | DW_cmp         | width=6    | gte_126 (cbfp.sv:126)      |
| ashr_15        | DW_rightsh     | A_width=16 | sra_129 (cbfp.sv:129)      |
|                |                | SH_width=7 |                            |
| ash_16         | DW_leftsh      | A_width=13 | sla_131 (cbfp.sv:131)      |
|                |                | SH_width=7 |                            |
| gte_x_17       | DW_cmp         | width=6    | gte_117_I2 (cbfp.sv:117)   |
| ashr_18        | DW_rightsh     | A_width=16 | sra_120_I2 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_19         | DW_leftsh      | A_width=13 | sla_122_I2 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_20       | DW_cmp         | width=6    | gte_126_I2 (cbfp.sv:126)   |
| ashr_21        | DW_rightsh     | A_width=16 | sra_129_I2 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_22         | DW_leftsh      | A_width=13 | sla_131_I2 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_23       | DW_cmp         | width=6    | gte_117_I3 (cbfp.sv:117)   |
| ashr_24        | DW_rightsh     | A_width=16 | sra_120_I3 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_25         | DW_leftsh      | A_width=13 | sla_122_I3 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_26       | DW_cmp         | width=6    | gte_126_I3 (cbfp.sv:126)   |
| ashr_27        | DW_rightsh     | A_width=16 | sra_129_I3 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_28         | DW_leftsh      | A_width=13 | sla_131_I3 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_29       | DW_cmp         | width=6    | gte_117_I4 (cbfp.sv:117)   |
| ashr_30        | DW_rightsh     | A_width=16 | sra_120_I4 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_31         | DW_leftsh      | A_width=13 | sla_122_I4 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_32       | DW_cmp         | width=6    | gte_126_I4 (cbfp.sv:126)   |
| ashr_33        | DW_rightsh     | A_width=16 | sra_129_I4 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_34         | DW_leftsh      | A_width=13 | sla_131_I4 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_35       | DW_cmp         | width=6    | gte_117_I5 (cbfp.sv:117)   |
| ashr_36        | DW_rightsh     | A_width=16 | sra_120_I5 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_37         | DW_leftsh      | A_width=13 | sla_122_I5 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_38       | DW_cmp         | width=6    | gte_126_I5 (cbfp.sv:126)   |
| ashr_39        | DW_rightsh     | A_width=16 | sra_129_I5 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_40         | DW_leftsh      | A_width=13 | sla_131_I5 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_41       | DW_cmp         | width=6    | gte_117_I6 (cbfp.sv:117)   |
| ashr_42        | DW_rightsh     | A_width=16 | sra_120_I6 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_43         | DW_leftsh      | A_width=13 | sla_122_I6 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_44       | DW_cmp         | width=6    | gte_126_I6 (cbfp.sv:126)   |
| ashr_45        | DW_rightsh     | A_width=16 | sra_129_I6 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_46         | DW_leftsh      | A_width=13 | sla_131_I6 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_47       | DW_cmp         | width=6    | gte_117_I7 (cbfp.sv:117)   |
| ashr_48        | DW_rightsh     | A_width=16 | sra_120_I7 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_49         | DW_leftsh      | A_width=13 | sla_122_I7 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_50       | DW_cmp         | width=6    | gte_126_I7 (cbfp.sv:126)   |
| ashr_51        | DW_rightsh     | A_width=16 | sra_129_I7 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_52         | DW_leftsh      | A_width=13 | sla_131_I7 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_53       | DW_cmp         | width=6    | gte_117_I8 (cbfp.sv:117)   |
| ashr_54        | DW_rightsh     | A_width=16 | sra_120_I8 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_55         | DW_leftsh      | A_width=13 | sla_122_I8 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_56       | DW_cmp         | width=6    | gte_126_I8 (cbfp.sv:126)   |
| ashr_57        | DW_rightsh     | A_width=16 | sra_129_I8 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_58         | DW_leftsh      | A_width=13 | sla_131_I8 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_59       | DW_cmp         | width=6    | gte_117_I9 (cbfp.sv:117)   |
| ashr_60        | DW_rightsh     | A_width=16 | sra_120_I9 (cbfp.sv:120)   |
|                |                | SH_width=7 |                            |
| ash_61         | DW_leftsh      | A_width=13 | sla_122_I9 (cbfp.sv:122)   |
|                |                | SH_width=7 |                            |
| gte_x_62       | DW_cmp         | width=6    | gte_126_I9 (cbfp.sv:126)   |
| ashr_63        | DW_rightsh     | A_width=16 | sra_129_I9 (cbfp.sv:129)   |
|                |                | SH_width=7 |                            |
| ash_64         | DW_leftsh      | A_width=13 | sla_131_I9 (cbfp.sv:131)   |
|                |                | SH_width=7 |                            |
| gte_x_65       | DW_cmp         | width=6    | gte_117_I10 (cbfp.sv:117)  |
| ashr_66        | DW_rightsh     | A_width=16 | sra_120_I10 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_67         | DW_leftsh      | A_width=13 | sla_122_I10 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_68       | DW_cmp         | width=6    | gte_126_I10 (cbfp.sv:126)  |
| ashr_69        | DW_rightsh     | A_width=16 | sra_129_I10 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_70         | DW_leftsh      | A_width=13 | sla_131_I10 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_71       | DW_cmp         | width=6    | gte_117_I11 (cbfp.sv:117)  |
| ashr_72        | DW_rightsh     | A_width=16 | sra_120_I11 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_73         | DW_leftsh      | A_width=13 | sla_122_I11 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_74       | DW_cmp         | width=6    | gte_126_I11 (cbfp.sv:126)  |
| ashr_75        | DW_rightsh     | A_width=16 | sra_129_I11 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_76         | DW_leftsh      | A_width=13 | sla_131_I11 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_77       | DW_cmp         | width=6    | gte_117_I12 (cbfp.sv:117)  |
| ashr_78        | DW_rightsh     | A_width=16 | sra_120_I12 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_79         | DW_leftsh      | A_width=13 | sla_122_I12 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_80       | DW_cmp         | width=6    | gte_126_I12 (cbfp.sv:126)  |
| ashr_81        | DW_rightsh     | A_width=16 | sra_129_I12 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_82         | DW_leftsh      | A_width=13 | sla_131_I12 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_83       | DW_cmp         | width=6    | gte_117_I13 (cbfp.sv:117)  |
| ashr_84        | DW_rightsh     | A_width=16 | sra_120_I13 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_85         | DW_leftsh      | A_width=13 | sla_122_I13 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_86       | DW_cmp         | width=6    | gte_126_I13 (cbfp.sv:126)  |
| ashr_87        | DW_rightsh     | A_width=16 | sra_129_I13 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_88         | DW_leftsh      | A_width=13 | sla_131_I13 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_89       | DW_cmp         | width=6    | gte_117_I14 (cbfp.sv:117)  |
| ashr_90        | DW_rightsh     | A_width=16 | sra_120_I14 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_91         | DW_leftsh      | A_width=13 | sla_122_I14 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_92       | DW_cmp         | width=6    | gte_126_I14 (cbfp.sv:126)  |
| ashr_93        | DW_rightsh     | A_width=16 | sra_129_I14 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_94         | DW_leftsh      | A_width=13 | sla_131_I14 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_95       | DW_cmp         | width=6    | gte_117_I15 (cbfp.sv:117)  |
| ashr_96        | DW_rightsh     | A_width=16 | sra_120_I15 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_97         | DW_leftsh      | A_width=13 | sla_122_I15 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_98       | DW_cmp         | width=6    | gte_126_I15 (cbfp.sv:126)  |
| ashr_99        | DW_rightsh     | A_width=16 | sra_129_I15 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_100        | DW_leftsh      | A_width=13 | sla_131_I15 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| gte_x_101      | DW_cmp         | width=6    | gte_117_I16 (cbfp.sv:117)  |
| ashr_102       | DW_rightsh     | A_width=16 | sra_120_I16 (cbfp.sv:120)  |
|                |                | SH_width=7 |                            |
| ash_103        | DW_leftsh      | A_width=13 | sla_122_I16 (cbfp.sv:122)  |
|                |                | SH_width=7 |                            |
| gte_x_104      | DW_cmp         | width=6    | gte_126_I16 (cbfp.sv:126)  |
| ashr_105       | DW_rightsh     | A_width=16 | sra_129_I16 (cbfp.sv:129)  |
|                |                | SH_width=7 |                            |
| ash_106        | DW_leftsh      | A_width=13 | sla_131_I16 (cbfp.sv:131)  |
|                |                | SH_width=7 |                            |
| DP_OP_334J12_122_2132           |            |                            |
|                | DP_OP_334J12_122_2132 |     |                            |
| DP_OP_335J12_123_2132           |            |                            |
|                | DP_OP_335J12_123_2132 |     |                            |
| DP_OP_336J12_124_2132           |            |                            |
|                | DP_OP_336J12_124_2132 |     |                            |
| DP_OP_337J12_125_2132           |            |                            |
|                | DP_OP_337J12_125_2132 |     |                            |
| DP_OP_338J12_126_2132           |            |                            |
|                | DP_OP_338J12_126_2132 |     |                            |
| DP_OP_339J12_127_2132           |            |                            |
|                | DP_OP_339J12_127_2132 |     |                            |
| DP_OP_340J12_128_2132           |            |                            |
|                | DP_OP_340J12_128_2132 |     |                            |
| DP_OP_341J12_129_2132           |            |                            |
|                | DP_OP_341J12_129_2132 |     |                            |
| DP_OP_342J12_130_2132           |            |                            |
|                | DP_OP_342J12_130_2132 |     |                            |
| DP_OP_343J12_131_2132           |            |                            |
|                | DP_OP_343J12_131_2132 |     |                            |
| DP_OP_344J12_132_2132           |            |                            |
|                | DP_OP_344J12_132_2132 |     |                            |
| DP_OP_345J12_133_2132           |            |                            |
|                | DP_OP_345J12_133_2132 |     |                            |
| DP_OP_346J12_134_2132           |            |                            |
|                | DP_OP_346J12_134_2132 |     |                            |
| DP_OP_347J12_135_2132           |            |                            |
|                | DP_OP_347J12_135_2132 |     |                            |
| DP_OP_348J12_136_2132           |            |                            |
|                | DP_OP_348J12_136_2132 |     |                            |
| DP_OP_349J12_137_2132           |            |                            |
|                | DP_OP_349J12_137_2132 |     |                            |
| DP_OP_350J12_138_2132           |            |                            |
|                | DP_OP_350J12_138_2132 |     |                            |
| DP_OP_351J12_139_2132           |            |                            |
|                | DP_OP_351J12_139_2132 |     |                            |
| DP_OP_352J12_140_2132           |            |                            |
|                | DP_OP_352J12_140_2132 |     |                            |
| DP_OP_353J12_141_2132           |            |                            |
|                | DP_OP_353J12_141_2132 |     |                            |
| DP_OP_354J12_142_2132           |            |                            |
|                | DP_OP_354J12_142_2132 |     |                            |
| DP_OP_355J12_143_2132           |            |                            |
|                | DP_OP_355J12_143_2132 |     |                            |
| DP_OP_356J12_144_2132           |            |                            |
|                | DP_OP_356J12_144_2132 |     |                            |
| DP_OP_357J12_145_2132           |            |                            |
|                | DP_OP_357J12_145_2132 |     |                            |
| DP_OP_358J12_146_2132           |            |                            |
|                | DP_OP_358J12_146_2132 |     |                            |
| DP_OP_359J12_147_2132           |            |                            |
|                | DP_OP_359J12_147_2132 |     |                            |
| DP_OP_360J12_148_2132           |            |                            |
|                | DP_OP_360J12_148_2132 |     |                            |
| DP_OP_361J12_149_2132           |            |                            |
|                | DP_OP_361J12_149_2132 |     |                            |
| DP_OP_362J12_150_2132           |            |                            |
|                | DP_OP_362J12_150_2132 |     |                            |
| DP_OP_363J12_151_2132           |            |                            |
|                | DP_OP_363J12_151_2132 |     |                            |
| DP_OP_364J12_152_2132           |            |                            |
|                | DP_OP_364J12_152_2132 |     |                            |
| DP_OP_365J12_153_2132           |            |                            |
|                | DP_OP_365J12_153_2132 |     |                            |
=============================================================================

Datapath Report for DP_OP_334J12_122_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_334J12_122_2132 | sub_116 (cbfp.sv:116) sub_120_2 (cbfp.sv:120)      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_335J12_123_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_335J12_123_2132 | sub_125 (cbfp.sv:125) sub_129_2 (cbfp.sv:129)      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_336J12_124_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_336J12_124_2132 | sub_116_I2 (cbfp.sv:116) sub_120_2_I2 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_337J12_125_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_337J12_125_2132 | sub_125_I2 (cbfp.sv:125) sub_129_2_I2 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_338J12_126_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_338J12_126_2132 | sub_116_I3 (cbfp.sv:116) sub_120_2_I3 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_339J12_127_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_339J12_127_2132 | sub_125_I3 (cbfp.sv:125) sub_129_2_I3 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_340J12_128_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_340J12_128_2132 | sub_116_I4 (cbfp.sv:116) sub_120_2_I4 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_341J12_129_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_341J12_129_2132 | sub_125_I4 (cbfp.sv:125) sub_129_2_I4 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_342J12_130_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_342J12_130_2132 | sub_116_I5 (cbfp.sv:116) sub_120_2_I5 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_343J12_131_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_343J12_131_2132 | sub_125_I5 (cbfp.sv:125) sub_129_2_I5 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_344J12_132_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_344J12_132_2132 | sub_116_I6 (cbfp.sv:116) sub_120_2_I6 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_345J12_133_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_345J12_133_2132 | sub_125_I6 (cbfp.sv:125) sub_129_2_I6 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_346J12_134_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_346J12_134_2132 | sub_116_I7 (cbfp.sv:116) sub_120_2_I7 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_347J12_135_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_347J12_135_2132 | sub_125_I7 (cbfp.sv:125) sub_129_2_I7 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_348J12_136_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_348J12_136_2132 | sub_116_I8 (cbfp.sv:116) sub_120_2_I8 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_349J12_137_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_349J12_137_2132 | sub_125_I8 (cbfp.sv:125) sub_129_2_I8 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_350J12_138_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_350J12_138_2132 | sub_116_I9 (cbfp.sv:116) sub_120_2_I9 (cbfp.sv:120) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_351J12_139_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_351J12_139_2132 | sub_125_I9 (cbfp.sv:125) sub_129_2_I9 (cbfp.sv:129) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_352J12_140_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_352J12_140_2132 | sub_116_I10 (cbfp.sv:116)                          |
|                      | sub_120_2_I10 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_353J12_141_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_353J12_141_2132 | sub_125_I10 (cbfp.sv:125)                          |
|                      | sub_129_2_I10 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_354J12_142_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_354J12_142_2132 | sub_116_I11 (cbfp.sv:116)                          |
|                      | sub_120_2_I11 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_355J12_143_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_355J12_143_2132 | sub_125_I11 (cbfp.sv:125)                          |
|                      | sub_129_2_I11 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_356J12_144_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_356J12_144_2132 | sub_116_I12 (cbfp.sv:116)                          |
|                      | sub_120_2_I12 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_357J12_145_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_357J12_145_2132 | sub_125_I12 (cbfp.sv:125)                          |
|                      | sub_129_2_I12 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_358J12_146_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_358J12_146_2132 | sub_116_I13 (cbfp.sv:116)                          |
|                      | sub_120_2_I13 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_359J12_147_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_359J12_147_2132 | sub_125_I13 (cbfp.sv:125)                          |
|                      | sub_129_2_I13 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_360J12_148_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_360J12_148_2132 | sub_116_I14 (cbfp.sv:116)                          |
|                      | sub_120_2_I14 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_361J12_149_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_361J12_149_2132 | sub_125_I14 (cbfp.sv:125)                          |
|                      | sub_129_2_I14 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_362J12_150_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_362J12_150_2132 | sub_116_I15 (cbfp.sv:116)                          |
|                      | sub_120_2_I15 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_363J12_151_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_363J12_151_2132 | sub_125_I15 (cbfp.sv:125)                          |
|                      | sub_129_2_I15 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================

Datapath Report for DP_OP_364J12_152_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_364J12_152_2132 | sub_116_I16 (cbfp.sv:116)                          |
|                      | sub_120_2_I16 (cbfp.sv:120)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:116)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:120)         |
==============================================================================

Datapath Report for DP_OP_365J12_153_2132
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_365J12_153_2132 | sub_125_I16 (cbfp.sv:125)                          |
|                      | sub_129_2_I16 (cbfp.sv:129)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| O1    | PO   | Signed   | 7     | $unsigned(4'b1001) - I1 (cbfp.sv:125)    |
| O2    | PO   | Signed   | 7     | $signed(1'b0) - O1 (cbfp.sv:129)         |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| gte_x_11           | DW_cmp           | apparch (area)     |                |
| ashr_12            | DW_rightsh       | astr (area)        |                |
| ash_13             | DW_leftsh        | astr (area)        |                |
| gte_x_14           | DW_cmp           | apparch (area)     |                |
| ashr_15            | DW_rightsh       | astr (area)        |                |
| ash_16             | DW_leftsh        | astr (area)        |                |
| gte_x_17           | DW_cmp           | apparch (area)     |                |
| ashr_18            | DW_rightsh       | astr (area)        |                |
| ash_19             | DW_leftsh        | astr (area)        |                |
| gte_x_20           | DW_cmp           | apparch (area)     |                |
| ashr_21            | DW_rightsh       | astr (area)        |                |
| ash_22             | DW_leftsh        | astr (area)        |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| ashr_24            | DW_rightsh       | astr (area)        |                |
| ash_25             | DW_leftsh        | astr (area)        |                |
| gte_x_26           | DW_cmp           | apparch (area)     |                |
| ashr_27            | DW_rightsh       | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| gte_x_32           | DW_cmp           | apparch (area)     |                |
| ashr_33            | DW_rightsh       | astr (area)        |                |
| ash_34             | DW_leftsh        | astr (area)        |                |
| gte_x_35           | DW_cmp           | apparch (area)     |                |
| ashr_36            | DW_rightsh       | astr (area)        |                |
| ash_37             | DW_leftsh        | astr (area)        |                |
| gte_x_38           | DW_cmp           | apparch (area)     |                |
| ashr_39            | DW_rightsh       | astr (area)        |                |
| ash_40             | DW_leftsh        | astr (area)        |                |
| gte_x_41           | DW_cmp           | apparch (area)     |                |
| ashr_42            | DW_rightsh       | astr (area)        |                |
| ash_43             | DW_leftsh        | astr (area)        |                |
| gte_x_44           | DW_cmp           | apparch (area)     |                |
| ashr_45            | DW_rightsh       | astr (area)        |                |
| ash_46             | DW_leftsh        | astr (area)        |                |
| gte_x_47           | DW_cmp           | apparch (area)     |                |
| ashr_48            | DW_rightsh       | astr (area)        |                |
| ash_49             | DW_leftsh        | astr (area)        |                |
| gte_x_50           | DW_cmp           | apparch (area)     |                |
| ashr_51            | DW_rightsh       | astr (area)        |                |
| ash_52             | DW_leftsh        | astr (area)        |                |
| gte_x_53           | DW_cmp           | apparch (area)     |                |
| ashr_54            | DW_rightsh       | astr (area)        |                |
| ash_55             | DW_leftsh        | astr (area)        |                |
| gte_x_56           | DW_cmp           | apparch (area)     |                |
| ashr_57            | DW_rightsh       | astr (area)        |                |
| ash_58             | DW_leftsh        | astr (area)        |                |
| gte_x_59           | DW_cmp           | apparch (area)     |                |
| ashr_60            | DW_rightsh       | astr (area)        |                |
| ash_61             | DW_leftsh        | astr (area)        |                |
| gte_x_62           | DW_cmp           | apparch (area)     |                |
| ashr_63            | DW_rightsh       | astr (area)        |                |
| ash_64             | DW_leftsh        | astr (area)        |                |
| gte_x_65           | DW_cmp           | apparch (area)     |                |
| ashr_66            | DW_rightsh       | astr (area)        |                |
| ash_67             | DW_leftsh        | astr (area)        |                |
| gte_x_68           | DW_cmp           | apparch (area)     |                |
| ashr_69            | DW_rightsh       | astr (area)        |                |
| ash_70             | DW_leftsh        | astr (area)        |                |
| gte_x_71           | DW_cmp           | apparch (area)     |                |
| ashr_72            | DW_rightsh       | astr (area)        |                |
| ash_73             | DW_leftsh        | astr (area)        |                |
| gte_x_74           | DW_cmp           | apparch (area)     |                |
| ashr_75            | DW_rightsh       | astr (area)        |                |
| ash_76             | DW_leftsh        | astr (area)        |                |
| gte_x_77           | DW_cmp           | apparch (area)     |                |
| ashr_78            | DW_rightsh       | astr (area)        |                |
| ash_79             | DW_leftsh        | astr (area)        |                |
| gte_x_80           | DW_cmp           | apparch (area)     |                |
| ashr_81            | DW_rightsh       | astr (area)        |                |
| ash_82             | DW_leftsh        | astr (area)        |                |
| gte_x_83           | DW_cmp           | apparch (area)     |                |
| ashr_84            | DW_rightsh       | astr (area)        |                |
| ash_85             | DW_leftsh        | astr (area)        |                |
| gte_x_86           | DW_cmp           | apparch (area)     |                |
| ashr_87            | DW_rightsh       | astr (area)        |                |
| ash_88             | DW_leftsh        | astr (area)        |                |
| gte_x_89           | DW_cmp           | apparch (area)     |                |
| ashr_90            | DW_rightsh       | astr (area)        |                |
| ash_91             | DW_leftsh        | astr (area)        |                |
| gte_x_92           | DW_cmp           | apparch (area)     |                |
| ashr_93            | DW_rightsh       | astr (area)        |                |
| ash_94             | DW_leftsh        | astr (area)        |                |
| gte_x_95           | DW_cmp           | apparch (area)     |                |
| ashr_96            | DW_rightsh       | astr (area)        |                |
| ash_97             | DW_leftsh        | astr (area)        |                |
| gte_x_98           | DW_cmp           | apparch (area)     |                |
| ashr_99            | DW_rightsh       | astr (area)        |                |
| ash_100            | DW_leftsh        | astr (area)        |                |
| gte_x_101          | DW_cmp           | apparch (area)     |                |
| ashr_102           | DW_rightsh       | astr (area)        |                |
| ash_103            | DW_leftsh        | astr (area)        |                |
| gte_x_104          | DW_cmp           | apparch (area)     |                |
| ashr_105           | DW_rightsh       | astr (area)        |                |
| ash_106            | DW_leftsh        | astr (area)        |                |
| DP_OP_334J12_122_2132                 |                    |                |
|                    | DP_OP_334J12_122_2132 | str (area)    |                |
| DP_OP_335J12_123_2132                 |                    |                |
|                    | DP_OP_335J12_123_2132 | str (area)    |                |
| DP_OP_336J12_124_2132                 |                    |                |
|                    | DP_OP_336J12_124_2132 | str (area)    |                |
| DP_OP_337J12_125_2132                 |                    |                |
|                    | DP_OP_337J12_125_2132 | str (area)    |                |
| DP_OP_338J12_126_2132                 |                    |                |
|                    | DP_OP_338J12_126_2132 | str (area)    |                |
| DP_OP_339J12_127_2132                 |                    |                |
|                    | DP_OP_339J12_127_2132 | str (area)    |                |
| DP_OP_340J12_128_2132                 |                    |                |
|                    | DP_OP_340J12_128_2132 | str (area)    |                |
| DP_OP_341J12_129_2132                 |                    |                |
|                    | DP_OP_341J12_129_2132 | str (area)    |                |
| DP_OP_342J12_130_2132                 |                    |                |
|                    | DP_OP_342J12_130_2132 | str (area)    |                |
| DP_OP_343J12_131_2132                 |                    |                |
|                    | DP_OP_343J12_131_2132 | str (area)    |                |
| DP_OP_344J12_132_2132                 |                    |                |
|                    | DP_OP_344J12_132_2132 | str (area)    |                |
| DP_OP_345J12_133_2132                 |                    |                |
|                    | DP_OP_345J12_133_2132 | str (area)    |                |
| DP_OP_346J12_134_2132                 |                    |                |
|                    | DP_OP_346J12_134_2132 | str (area)    |                |
| DP_OP_347J12_135_2132                 |                    |                |
|                    | DP_OP_347J12_135_2132 | str (area)    |                |
| DP_OP_348J12_136_2132                 |                    |                |
|                    | DP_OP_348J12_136_2132 | str (area)    |                |
| DP_OP_349J12_137_2132                 |                    |                |
|                    | DP_OP_349J12_137_2132 | str (area)    |                |
| DP_OP_350J12_138_2132                 |                    |                |
|                    | DP_OP_350J12_138_2132 | str (area)    |                |
| DP_OP_351J12_139_2132                 |                    |                |
|                    | DP_OP_351J12_139_2132 | str (area)    |                |
| DP_OP_352J12_140_2132                 |                    |                |
|                    | DP_OP_352J12_140_2132 | str (area)    |                |
| DP_OP_353J12_141_2132                 |                    |                |
|                    | DP_OP_353J12_141_2132 | str (area)    |                |
| DP_OP_354J12_142_2132                 |                    |                |
|                    | DP_OP_354J12_142_2132 | str (area)    |                |
| DP_OP_355J12_143_2132                 |                    |                |
|                    | DP_OP_355J12_143_2132 | str (area)    |                |
| DP_OP_356J12_144_2132                 |                    |                |
|                    | DP_OP_356J12_144_2132 | str (area)    |                |
| DP_OP_357J12_145_2132                 |                    |                |
|                    | DP_OP_357J12_145_2132 | str (area)    |                |
| DP_OP_358J12_146_2132                 |                    |                |
|                    | DP_OP_358J12_146_2132 | str (area)    |                |
| DP_OP_359J12_147_2132                 |                    |                |
|                    | DP_OP_359J12_147_2132 | str (area)    |                |
| DP_OP_360J12_148_2132                 |                    |                |
|                    | DP_OP_360J12_148_2132 | str (area)    |                |
| DP_OP_361J12_149_2132                 |                    |                |
|                    | DP_OP_361J12_149_2132 | str (area)    |                |
| DP_OP_362J12_150_2132                 |                    |                |
|                    | DP_OP_362J12_150_2132 | str (area)    |                |
| DP_OP_363J12_151_2132                 |                    |                |
|                    | DP_OP_363J12_151_2132 | str (area)    |                |
| DP_OP_364J12_152_2132                 |                    |                |
|                    | DP_OP_364J12_152_2132 | str (area)    |                |
| DP_OP_365J12_153_2132                 |                    |                |
|                    | DP_OP_365J12_153_2132 | str (area)    |                |
===============================================================================

 
****************************************
Design : indexsum_calculator_SHIFT_WIDTH5_TOTAL_SIZE512_DATA_PER_CLK16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=6    | add_27 (cbfp.sv:27)        |
|                |                |            | add_28 (cbfp.sv:28)        |
| add_x_2        | DW01_add       | width=6    | add_27_I2 (cbfp.sv:27)     |
|                |                |            | add_28_I2 (cbfp.sv:28)     |
| add_x_3        | DW01_add       | width=6    | add_27_I3 (cbfp.sv:27)     |
|                |                |            | add_28_I3 (cbfp.sv:28)     |
| add_x_4        | DW01_add       | width=6    | add_27_I4 (cbfp.sv:27)     |
|                |                |            | add_28_I4 (cbfp.sv:28)     |
| add_x_5        | DW01_add       | width=6    | add_27_I5 (cbfp.sv:27)     |
|                |                |            | add_28_I5 (cbfp.sv:28)     |
| add_x_6        | DW01_add       | width=6    | add_27_I6 (cbfp.sv:27)     |
|                |                |            | add_28_I6 (cbfp.sv:28)     |
| add_x_7        | DW01_add       | width=6    | add_27_I7 (cbfp.sv:27)     |
|                |                |            | add_28_I7 (cbfp.sv:28)     |
| add_x_8        | DW01_add       | width=6    | add_27_I8 (cbfp.sv:27)     |
|                |                |            | add_28_I8 (cbfp.sv:28)     |
| add_x_9        | DW01_add       | width=6    | add_27_I9 (cbfp.sv:27)     |
|                |                |            | add_28_I9 (cbfp.sv:28)     |
| add_x_10       | DW01_add       | width=6    | add_27_I10 (cbfp.sv:27)    |
|                |                |            | add_28_I10 (cbfp.sv:28)    |
| add_x_11       | DW01_add       | width=6    | add_27_I11 (cbfp.sv:27)    |
|                |                |            | add_28_I11 (cbfp.sv:28)    |
| add_x_12       | DW01_add       | width=6    | add_27_I12 (cbfp.sv:27)    |
|                |                |            | add_28_I12 (cbfp.sv:28)    |
| add_x_13       | DW01_add       | width=6    | add_27_I13 (cbfp.sv:27)    |
|                |                |            | add_28_I13 (cbfp.sv:28)    |
| add_x_14       | DW01_add       | width=6    | add_27_I14 (cbfp.sv:27)    |
|                |                |            | add_28_I14 (cbfp.sv:28)    |
| add_x_15       | DW01_add       | width=6    | add_27_I15 (cbfp.sv:27)    |
|                |                |            | add_28_I15 (cbfp.sv:28)    |
| add_x_16       | DW01_add       | width=6    | add_27_I16 (cbfp.sv:27)    |
|                |                |            | add_28_I16 (cbfp.sv:28)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_buffer_und2_IN_WIDTH15_OUT_WIDTH16_BLK_SIZE16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=16   | add_404_2 (butter_fly.sv:404) |
| add_x_2        | DW01_add       | width=16   | add_405_2 (butter_fly.sv:405) |
| sub_x_3        | DW01_sub       | width=16   | sub_407 (butter_fly.sv:407) |
| sub_x_4        | DW01_sub       | width=16   | sub_408 (butter_fly.sv:408) |
| add_x_5        | DW01_add       | width=16   | add_404_2_I2 (butter_fly.sv:404) |
| add_x_6        | DW01_add       | width=16   | add_405_2_I2 (butter_fly.sv:405) |
| sub_x_7        | DW01_sub       | width=16   | sub_407_I2 (butter_fly.sv:407) |
| sub_x_8        | DW01_sub       | width=16   | sub_408_I2 (butter_fly.sv:408) |
| add_x_9        | DW01_add       | width=16   | add_404_2_I3 (butter_fly.sv:404) |
| add_x_10       | DW01_add       | width=16   | add_405_2_I3 (butter_fly.sv:405) |
| sub_x_11       | DW01_sub       | width=16   | sub_407_I3 (butter_fly.sv:407) |
| sub_x_12       | DW01_sub       | width=16   | sub_408_I3 (butter_fly.sv:408) |
| add_x_13       | DW01_add       | width=16   | add_404_2_I4 (butter_fly.sv:404) |
| add_x_14       | DW01_add       | width=16   | add_405_2_I4 (butter_fly.sv:405) |
| sub_x_15       | DW01_sub       | width=16   | sub_407_I4 (butter_fly.sv:407) |
| sub_x_16       | DW01_sub       | width=16   | sub_408_I4 (butter_fly.sv:408) |
| add_x_17       | DW01_add       | width=16   | add_404_2_I5 (butter_fly.sv:404) |
| add_x_18       | DW01_add       | width=16   | add_405_2_I5 (butter_fly.sv:405) |
| sub_x_19       | DW01_sub       | width=16   | sub_407_I5 (butter_fly.sv:407) |
| sub_x_20       | DW01_sub       | width=16   | sub_408_I5 (butter_fly.sv:408) |
| add_x_21       | DW01_add       | width=16   | add_404_2_I6 (butter_fly.sv:404) |
| add_x_22       | DW01_add       | width=16   | add_405_2_I6 (butter_fly.sv:405) |
| sub_x_23       | DW01_sub       | width=16   | sub_407_I6 (butter_fly.sv:407) |
| sub_x_24       | DW01_sub       | width=16   | sub_408_I6 (butter_fly.sv:408) |
| add_x_25       | DW01_add       | width=16   | add_404_2_I7 (butter_fly.sv:404) |
| add_x_26       | DW01_add       | width=16   | add_405_2_I7 (butter_fly.sv:405) |
| sub_x_27       | DW01_sub       | width=16   | sub_407_I7 (butter_fly.sv:407) |
| sub_x_28       | DW01_sub       | width=16   | sub_408_I7 (butter_fly.sv:408) |
| add_x_29       | DW01_add       | width=16   | add_404_2_I8 (butter_fly.sv:404) |
| add_x_30       | DW01_add       | width=16   | add_405_2_I8 (butter_fly.sv:405) |
| sub_x_31       | DW01_sub       | width=16   | sub_407_I8 (butter_fly.sv:407) |
| sub_x_32       | DW01_sub       | width=16   | sub_408_I8 (butter_fly.sv:408) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : shift_processor_IN_WIDTH23_OUT_WIDTH15
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=23   | add_714 (twiddle.sv:714)   |
| add_x_2        | DW01_add       | width=23   | add_715 (twiddle.sv:715)   |
| add_x_3        | DW01_add       | width=23   | add_714_I2 (twiddle.sv:714) |
| add_x_4        | DW01_add       | width=23   | add_715_I2 (twiddle.sv:715) |
| add_x_5        | DW01_add       | width=23   | add_714_I3 (twiddle.sv:714) |
| add_x_6        | DW01_add       | width=23   | add_715_I3 (twiddle.sv:715) |
| add_x_7        | DW01_add       | width=23   | add_714_I4 (twiddle.sv:714) |
| add_x_8        | DW01_add       | width=23   | add_715_I4 (twiddle.sv:715) |
| add_x_9        | DW01_add       | width=23   | add_714_I5 (twiddle.sv:714) |
| add_x_10       | DW01_add       | width=23   | add_715_I5 (twiddle.sv:715) |
| add_x_11       | DW01_add       | width=23   | add_714_I6 (twiddle.sv:714) |
| add_x_12       | DW01_add       | width=23   | add_715_I6 (twiddle.sv:715) |
| add_x_13       | DW01_add       | width=23   | add_714_I7 (twiddle.sv:714) |
| add_x_14       | DW01_add       | width=23   | add_715_I7 (twiddle.sv:715) |
| add_x_15       | DW01_add       | width=23   | add_714_I8 (twiddle.sv:714) |
| add_x_16       | DW01_add       | width=23   | add_715_I8 (twiddle.sv:715) |
| add_x_17       | DW01_add       | width=23   | add_714_I9 (twiddle.sv:714) |
| add_x_18       | DW01_add       | width=23   | add_715_I9 (twiddle.sv:715) |
| add_x_19       | DW01_add       | width=23   | add_714_I10 (twiddle.sv:714) |
| add_x_20       | DW01_add       | width=23   | add_715_I10 (twiddle.sv:715) |
| add_x_21       | DW01_add       | width=23   | add_714_I11 (twiddle.sv:714) |
| add_x_22       | DW01_add       | width=23   | add_715_I11 (twiddle.sv:715) |
| add_x_23       | DW01_add       | width=23   | add_714_I12 (twiddle.sv:714) |
| add_x_24       | DW01_add       | width=23   | add_715_I12 (twiddle.sv:715) |
| add_x_25       | DW01_add       | width=23   | add_714_I13 (twiddle.sv:714) |
| add_x_26       | DW01_add       | width=23   | add_715_I13 (twiddle.sv:715) |
| add_x_27       | DW01_add       | width=23   | add_714_I14 (twiddle.sv:714) |
| add_x_28       | DW01_add       | width=23   | add_715_I14 (twiddle.sv:715) |
| add_x_29       | DW01_add       | width=23   | add_714_I15 (twiddle.sv:714) |
| add_x_30       | DW01_add       | width=23   | add_715_I15 (twiddle.sv:715) |
| add_x_31       | DW01_add       | width=23   | add_714_I16 (twiddle.sv:714) |
| add_x_32       | DW01_add       | width=23   | add_715_I16 (twiddle.sv:715) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_2_1_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=23   | sub_mult_768_I4 (twiddle.sv:768) |
| sub_x_2        | DW01_sub       | width=23   | sub_mult_773_I4 (twiddle.sv:773) |
| DP_OP_45J15_122_2403            |            |                            |
|                | DP_OP_45J15_122_2403 |      |                            |
| DP_OP_46J15_123_2403            |            |                            |
|                | DP_OP_46J15_123_2403 |      |                            |
| DP_OP_47J15_124_8696            |            |                            |
|                | DP_OP_47J15_124_8696 |      |                            |
| DP_OP_48J15_125_2403            |            |                            |
|                | DP_OP_48J15_125_2403 |      |                            |
| DP_OP_49J15_126_2403            |            |                            |
|                | DP_OP_49J15_126_2403 |      |                            |
| DP_OP_50J15_127_8696            |            |                            |
|                | DP_OP_50J15_127_8696 |      |                            |
=============================================================================

Datapath Report for DP_OP_45J15_122_2403
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_45J15_122_2403 | mult_767_I6 (twiddle.sv:767)                        |
|                      | sub_767_I6 (twiddle.sv:767)                         |
|                      | mult_767_2_I6 (twiddle.sv:767)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T3    | IFO  | Signed   | 23    | I1 * $unsigned(8'b10110101) (twiddle.sv:767) |
| T4    | IFO  | Signed   | 23    | I2 * $signed(9'b101001011) (twiddle.sv:767) |
| O1    | PO   | Signed   | 23    | T3 - T4 (twiddle.sv:767)                 |
==============================================================================

Datapath Report for DP_OP_46J15_123_2403
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_46J15_123_2403 | mult_768_I6 (twiddle.sv:768)                        |
|                      | add_768_I6 (twiddle.sv:768)                         |
|                      | mult_768_2_I6 (twiddle.sv:768)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T6    | IFO  | Signed   | 23    | I1 * $signed(9'b101001011) (twiddle.sv:768) |
| T7    | IFO  | Signed   | 23    | I2 * $unsigned(8'b10110101) (twiddle.sv:768) |
| O1    | PO   | Unsigned | 23    | T6 + T7 (twiddle.sv:768)                 |
==============================================================================

Datapath Report for DP_OP_47J15_124_8696
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_47J15_124_8696 | mult_767_I8 (twiddle.sv:767)                        |
|                      | sub_767_I8 (twiddle.sv:767)                         |
|                      | mult_767_2_I8 (twiddle.sv:767)                      |
|                      | add_768_I8 (twiddle.sv:768)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T9    | IFO  | Signed   | 23    | I1 * $signed(9'b101001011) (twiddle.sv:767) |
| T10   | IFO  | Signed   | 23    | I2 * $signed(9'b101001011) (twiddle.sv:767) |
| O1    | PO   | Signed   | 23    | T9 - T10 (twiddle.sv:767)                |
| O2    | PO   | Unsigned | 23    | T9 + T10 (twiddle.sv:768)                |
==============================================================================

Datapath Report for DP_OP_48J15_125_2403
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_48J15_125_2403 | mult_772_I6 (twiddle.sv:772)                        |
|                      | sub_772_3_I6 (twiddle.sv:772)                       |
|                      | mult_772_2_I6 (twiddle.sv:772)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T16   | IFO  | Signed   | 23    | I1 * $unsigned(8'b10110101) (twiddle.sv:772) |
| T17   | IFO  | Signed   | 23    | I2 * $signed(9'b101001011) (twiddle.sv:772) |
| O1    | PO   | Signed   | 23    | T16 - T17 (twiddle.sv:772)               |
==============================================================================

Datapath Report for DP_OP_49J15_126_2403
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_49J15_126_2403 | mult_773_I6 (twiddle.sv:773)                        |
|                      | add_773_I6 (twiddle.sv:773)                         |
|                      | mult_773_2_I6 (twiddle.sv:773)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T19   | IFO  | Signed   | 23    | I1 * $signed(9'b101001011) (twiddle.sv:773) |
| T20   | IFO  | Signed   | 23    | I2 * $unsigned(8'b10110101) (twiddle.sv:773) |
| O1    | PO   | Unsigned | 23    | T19 + T20 (twiddle.sv:773)               |
==============================================================================

Datapath Report for DP_OP_50J15_127_8696
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_50J15_127_8696 | mult_772_I8 (twiddle.sv:772)                        |
|                      | sub_772_3_I8 (twiddle.sv:772)                       |
|                      | mult_772_2_I8 (twiddle.sv:772)                      |
|                      | add_773_I8 (twiddle.sv:773)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 14    |                                          |
| T22   | IFO  | Signed   | 23    | I1 * $signed(9'b101001011) (twiddle.sv:772) |
| T23   | IFO  | Signed   | 23    | I2 * $signed(9'b101001011) (twiddle.sv:772) |
| O1    | PO   | Signed   | 23    | T22 - T23 (twiddle.sv:772)               |
| O2    | PO   | Unsigned | 23    | T22 + T23 (twiddle.sv:773)               |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| DP_OP_45J15_122_2403                  |                    |                |
|                    | DP_OP_45J15_122_2403 | str (area)     |                |
| DP_OP_46J15_123_2403                  |                    |                |
|                    | DP_OP_46J15_123_2403 | str (area)     |                |
| DP_OP_47J15_124_8696                  |                    |                |
|                    | DP_OP_47J15_124_8696 | str (area)     |                |
| DP_OP_48J15_125_2403                  |                    |                |
|                    | DP_OP_48J15_125_2403 | str (area)     |                |
| DP_OP_49J15_126_2403                  |                    |                |
|                    | DP_OP_49J15_126_2403 | str (area)     |                |
| DP_OP_50J15_127_8696                  |                    |                |
|                    | DP_OP_50J15_127_8696 | str (area)     |                |
===============================================================================

 
****************************************
Design : stage_buffer_und4_IN_WIDTH13_OUT_WIDTH14_BLK_SIZE16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=14   | add_329_2 (butter_fly.sv:329) |
| add_x_2        | DW01_add       | width=14   | add_330_2 (butter_fly.sv:330) |
| add_x_3        | DW01_add       | width=14   | add_329_2_I2 (butter_fly.sv:329) |
| add_x_4        | DW01_add       | width=14   | add_330_2_I2 (butter_fly.sv:330) |
| sub_x_5        | DW01_sub       | width=14   | sub_334_2 (butter_fly.sv:334) |
| sub_x_6        | DW01_sub       | width=14   | sub_335_2 (butter_fly.sv:335) |
| sub_x_7        | DW01_sub       | width=14   | sub_334_2_I2 (butter_fly.sv:334) |
| sub_x_8        | DW01_sub       | width=14   | sub_335_2_I2 (butter_fly.sv:335) |
| add_x_9        | DW01_add       | width=14   | add_339_2 (butter_fly.sv:339) |
| add_x_10       | DW01_add       | width=14   | add_340_2 (butter_fly.sv:340) |
| add_x_11       | DW01_add       | width=14   | add_339_2_I2 (butter_fly.sv:339) |
| add_x_12       | DW01_add       | width=14   | add_340_2_I2 (butter_fly.sv:340) |
| sub_x_13       | DW01_sub       | width=14   | sub_344_2 (butter_fly.sv:344) |
| sub_x_14       | DW01_sub       | width=14   | sub_345_2 (butter_fly.sv:345) |
| sub_x_15       | DW01_sub       | width=14   | sub_344_2_I2 (butter_fly.sv:344) |
| sub_x_16       | DW01_sub       | width=14   | sub_345_2_I2 (butter_fly.sv:345) |
| add_x_17       | DW01_add       | width=14   | add_349_2 (butter_fly.sv:349) |
| add_x_18       | DW01_add       | width=14   | add_350_2 (butter_fly.sv:350) |
| add_x_19       | DW01_add       | width=14   | add_349_2_I2 (butter_fly.sv:349) |
| add_x_20       | DW01_add       | width=14   | add_350_2_I2 (butter_fly.sv:350) |
| sub_x_21       | DW01_sub       | width=14   | sub_354_2 (butter_fly.sv:354) |
| sub_x_22       | DW01_sub       | width=14   | sub_355_2 (butter_fly.sv:355) |
| sub_x_23       | DW01_sub       | width=14   | sub_354_2_I2 (butter_fly.sv:354) |
| sub_x_24       | DW01_sub       | width=14   | sub_355_2_I2 (butter_fly.sv:355) |
| add_x_25       | DW01_add       | width=14   | add_359_2 (butter_fly.sv:359) |
| add_x_26       | DW01_add       | width=14   | add_360_2 (butter_fly.sv:360) |
| add_x_27       | DW01_add       | width=14   | add_359_2_I2 (butter_fly.sv:359) |
| add_x_28       | DW01_add       | width=14   | add_360_2_I2 (butter_fly.sv:360) |
| sub_x_29       | DW01_sub       | width=14   | sub_364_2 (butter_fly.sv:364) |
| sub_x_30       | DW01_sub       | width=14   | sub_365_2 (butter_fly.sv:365) |
| sub_x_31       | DW01_sub       | width=14   | sub_364_2_I2 (butter_fly.sv:364) |
| sub_x_32       | DW01_sub       | width=14   | sub_365_2_I2 (butter_fly.sv:365) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_2_0_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=13   | sub_906 (twiddle.sv:906)   |
| sub_x_2        | DW01_sub       | width=13   | sub_908 (twiddle.sv:908)   |
| sub_x_3        | DW01_sub       | width=13   | sub_915 (twiddle.sv:915)   |
| sub_x_4        | DW01_sub       | width=13   | sub_917 (twiddle.sv:917)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_buffer_und8_IN_WIDTH12_OUT_WIDTH13_BLK_SIZE16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_273_2 (butter_fly.sv:273) |
| add_x_2        | DW01_add       | width=13   | add_274_2 (butter_fly.sv:274) |
| add_x_3        | DW01_add       | width=13   | add_273_2_I2 (butter_fly.sv:273) |
| add_x_4        | DW01_add       | width=13   | add_274_2_I2 (butter_fly.sv:274) |
| add_x_5        | DW01_add       | width=13   | add_273_2_I3 (butter_fly.sv:273) |
| add_x_6        | DW01_add       | width=13   | add_274_2_I3 (butter_fly.sv:274) |
| add_x_7        | DW01_add       | width=13   | add_273_2_I4 (butter_fly.sv:273) |
| add_x_8        | DW01_add       | width=13   | add_274_2_I4 (butter_fly.sv:274) |
| sub_x_9        | DW01_sub       | width=13   | sub_278_2 (butter_fly.sv:278) |
| sub_x_10       | DW01_sub       | width=13   | sub_279_2 (butter_fly.sv:279) |
| sub_x_11       | DW01_sub       | width=13   | sub_278_2_I2 (butter_fly.sv:278) |
| sub_x_12       | DW01_sub       | width=13   | sub_279_2_I2 (butter_fly.sv:279) |
| sub_x_13       | DW01_sub       | width=13   | sub_278_2_I3 (butter_fly.sv:278) |
| sub_x_14       | DW01_sub       | width=13   | sub_279_2_I3 (butter_fly.sv:279) |
| sub_x_15       | DW01_sub       | width=13   | sub_278_2_I4 (butter_fly.sv:278) |
| sub_x_16       | DW01_sub       | width=13   | sub_279_2_I4 (butter_fly.sv:279) |
| add_x_17       | DW01_add       | width=13   | add_283_2 (butter_fly.sv:283) |
| add_x_18       | DW01_add       | width=13   | add_284_2 (butter_fly.sv:284) |
| add_x_19       | DW01_add       | width=13   | add_283_2_I2 (butter_fly.sv:283) |
| add_x_20       | DW01_add       | width=13   | add_284_2_I2 (butter_fly.sv:284) |
| add_x_21       | DW01_add       | width=13   | add_283_2_I3 (butter_fly.sv:283) |
| add_x_22       | DW01_add       | width=13   | add_284_2_I3 (butter_fly.sv:284) |
| add_x_23       | DW01_add       | width=13   | add_283_2_I4 (butter_fly.sv:283) |
| add_x_24       | DW01_add       | width=13   | add_284_2_I4 (butter_fly.sv:284) |
| sub_x_25       | DW01_sub       | width=13   | sub_288_2 (butter_fly.sv:288) |
| sub_x_26       | DW01_sub       | width=13   | sub_289_2 (butter_fly.sv:289) |
| sub_x_27       | DW01_sub       | width=13   | sub_288_2_I2 (butter_fly.sv:288) |
| sub_x_28       | DW01_sub       | width=13   | sub_289_2_I2 (butter_fly.sv:289) |
| sub_x_29       | DW01_sub       | width=13   | sub_288_2_I3 (butter_fly.sv:288) |
| sub_x_30       | DW01_sub       | width=13   | sub_289_2_I3 (butter_fly.sv:289) |
| sub_x_31       | DW01_sub       | width=13   | sub_288_2_I4 (butter_fly.sv:288) |
| sub_x_32       | DW01_sub       | width=13   | sub_289_2_I4 (butter_fly.sv:289) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_module1
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_222_C280 (cbfp.sv:222)  |
| lt_x_2         | DW_cmp         | width=5    | lt_222_I2_C280 (cbfp.sv:222) |
| lt_x_3         | DW_cmp         | width=5    | lt_224_C280 (cbfp.sv:224)  |
| lt_x_4         | DW_cmp         | width=5    | lt_222_C281 (cbfp.sv:222)  |
| lt_x_5         | DW_cmp         | width=5    | lt_222_I2_C281 (cbfp.sv:222) |
| lt_x_6         | DW_cmp         | width=5    | lt_224_C281 (cbfp.sv:224)  |
| lt_x_7         | DW_cmp         | width=5    | lt_222_C282 (cbfp.sv:222)  |
| lt_x_8         | DW_cmp         | width=5    | lt_222_I2_C282 (cbfp.sv:222) |
| lt_x_9         | DW_cmp         | width=5    | lt_224_C282 (cbfp.sv:224)  |
| lt_x_10        | DW_cmp         | width=5    | lt_222_C283 (cbfp.sv:222)  |
| lt_x_11        | DW_cmp         | width=5    | lt_222_I2_C283 (cbfp.sv:222) |
| lt_x_12        | DW_cmp         | width=5    | lt_224_C283 (cbfp.sv:224)  |
| lt_x_13        | DW_cmp         | width=5    | lt_286 (cbfp.sv:286)       |
| lt_x_14        | DW_cmp         | width=5    | lt_287 (cbfp.sv:287)       |
| add_x_15       | DW01_add       | width=10   | add_292_2 (cbfp.sv:292)    |
| add_x_17       | DW01_add       | width=10   | add_291_I3 (cbfp.sv:291)   |
| add_x_18       | DW01_add       | width=10   | add_291_I4 (cbfp.sv:291)   |
| add_x_19       | DW01_add       | width=10   | add_291_I5 (cbfp.sv:291)   |
| add_x_20       | DW01_add       | width=10   | add_291_I6 (cbfp.sv:291)   |
| add_x_21       | DW01_add       | width=10   | add_291_I7 (cbfp.sv:291)   |
| add_x_22       | DW01_add       | width=10   | add_291_I8 (cbfp.sv:291)   |
| add_x_23       | DW01_add       | width=9    | add_296 (cbfp.sv:296)      |
| add_x_24       | DW01_inc       | width=6    | add_300 (cbfp.sv:300)      |
| lt_x_15417     | DW_cmp         | width=5    | lt_222_C338 (cbfp.sv:222)  |
| lt_x_15418     | DW_cmp         | width=5    | lt_222_I2_C338 (cbfp.sv:222) |
| lt_x_15419     | DW_cmp         | width=5    | lt_224_C338 (cbfp.sv:224)  |
| lt_x_15420     | DW_cmp         | width=5    | lt_222_C339 (cbfp.sv:222)  |
| lt_x_15421     | DW_cmp         | width=5    | lt_222_I2_C339 (cbfp.sv:222) |
| lt_x_15422     | DW_cmp         | width=5    | lt_224_C339 (cbfp.sv:224)  |
| lt_x_15423     | DW_cmp         | width=5    | lt_222_C340 (cbfp.sv:222)  |
| lt_x_15424     | DW_cmp         | width=5    | lt_222_I2_C340 (cbfp.sv:222) |
| lt_x_15425     | DW_cmp         | width=5    | lt_224_C340 (cbfp.sv:224)  |
| lt_x_15426     | DW_cmp         | width=5    | lt_222_C341 (cbfp.sv:222)  |
| lt_x_15427     | DW_cmp         | width=5    | lt_222_I2_C341 (cbfp.sv:222) |
| lt_x_15428     | DW_cmp         | width=5    | lt_224_C341 (cbfp.sv:224)  |
| lt_x_15429     | DW_cmp         | width=5    | lt_344 (cbfp.sv:344)       |
| lt_x_15430     | DW_cmp         | width=5    | lt_345 (cbfp.sv:345)       |
| gt_x_15431     | DW_cmp         | width=5    | gt_236_C350 (cbfp.sv:236)  |
| ash_15433      | DW_leftsh      | A_width=12 | sla_238_C350 (cbfp.sv:238) |
|                |                | SH_width=32 |                           |
| sub_x_15434    | DW01_sub       | width=6    | sub_241_C350 (cbfp.sv:241) |
| ashr_15435     | DW_rightsh     | A_width=26 | sra_241_C350 (cbfp.sv:241) |
|                |                | SH_width=32 |                           |
| ash_15436      | DW_leftsh      | A_width=12 | sla_238_C351 (cbfp.sv:238) |
|                |                | SH_width=32 |                           |
| sub_x_15437    | DW01_sub       | width=6    | sub_241_C351 (cbfp.sv:241) |
| ashr_15438     | DW_rightsh     | A_width=26 | sra_241_C351 (cbfp.sv:241) |
|                |                | SH_width=32 |                           |
| gt_x_15439     | DW_cmp         | width=5    | gt_236_C354 (cbfp.sv:236)  |
| sub_x_15440    | DW01_sub       | width=6    | sub_238_C354 (cbfp.sv:238) |
| ash_15441      | DW_leftsh      | A_width=12 | sla_238_C354 (cbfp.sv:238) |
|                |                | SH_width=32 |                           |
| ashr_15443     | DW_rightsh     | A_width=26 | sra_241_C354 (cbfp.sv:241) |
|                |                | SH_width=32 |                           |
| ash_15444      | DW_leftsh      | A_width=12 | sla_238_C355 (cbfp.sv:238) |
|                |                | SH_width=32 |                           |
| ashr_15445     | DW_rightsh     | A_width=26 | sra_241_C355 (cbfp.sv:241) |
|                |                | SH_width=32 |                           |
| ash_15446      | DW_leftsh      | A_width=12 | sla_238_C350_I2 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| sub_x_15447    | DW01_sub       | width=6    | sub_241_C350_I2 (cbfp.sv:241) |
| ashr_15448     | DW_rightsh     | A_width=26 | sra_241_C350_I2 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15449      | DW_leftsh      | A_width=12 | sla_238_C351_I2 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15450     | DW_rightsh     | A_width=26 | sra_241_C351_I2 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15451      | DW_leftsh      | A_width=12 | sla_238_C354_I2 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15452     | DW_rightsh     | A_width=26 | sra_241_C354_I2 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15453    | DW01_sub       | width=6    | sub_238_C355_I2 (cbfp.sv:238) |
| ash_15454      | DW_leftsh      | A_width=12 | sla_238_C355_I2 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15455     | DW_rightsh     | A_width=26 | sra_241_C355_I2 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15456      | DW_leftsh      | A_width=12 | sla_238_C350_I3 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15457     | DW_rightsh     | A_width=26 | sra_241_C350_I3 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15458      | DW_leftsh      | A_width=12 | sla_238_C351_I3 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15459     | DW_rightsh     | A_width=26 | sra_241_C351_I3 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15460      | DW_leftsh      | A_width=12 | sla_238_C354_I3 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15461     | DW_rightsh     | A_width=26 | sra_241_C354_I3 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15462      | DW_leftsh      | A_width=12 | sla_238_C355_I3 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15463     | DW_rightsh     | A_width=26 | sra_241_C355_I3 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15464      | DW_leftsh      | A_width=12 | sla_238_C350_I4 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15465     | DW_rightsh     | A_width=26 | sra_241_C350_I4 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15466      | DW_leftsh      | A_width=12 | sla_238_C351_I4 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| sub_x_15467    | DW01_sub       | width=6    | sub_241_C351_I4 (cbfp.sv:241) |
| ashr_15468     | DW_rightsh     | A_width=26 | sra_241_C351_I4 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15469    | DW01_sub       | width=6    | sub_238_C354_I4 (cbfp.sv:238) |
| ash_15470      | DW_leftsh      | A_width=12 | sla_238_C354_I4 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15471     | DW_rightsh     | A_width=26 | sra_241_C354_I4 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15472    | DW01_sub       | width=6    | sub_238_C355_I4 (cbfp.sv:238) |
| ash_15473      | DW_leftsh      | A_width=12 | sla_238_C355_I4 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15474     | DW_rightsh     | A_width=26 | sra_241_C355_I4 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15475      | DW_leftsh      | A_width=12 | sla_238_C350_I5 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| sub_x_15476    | DW01_sub       | width=6    | sub_241_C350_I5 (cbfp.sv:241) |
| ashr_15477     | DW_rightsh     | A_width=26 | sra_241_C350_I5 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15478      | DW_leftsh      | A_width=12 | sla_238_C351_I5 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| sub_x_15479    | DW01_sub       | width=6    | sub_241_C351_I5 (cbfp.sv:241) |
| ashr_15480     | DW_rightsh     | A_width=26 | sra_241_C351_I5 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15481      | DW_leftsh      | A_width=12 | sla_238_C354_I5 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15482     | DW_rightsh     | A_width=26 | sra_241_C354_I5 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15483      | DW_leftsh      | A_width=12 | sla_238_C355_I5 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15484     | DW_rightsh     | A_width=26 | sra_241_C355_I5 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15485      | DW_leftsh      | A_width=12 | sla_238_C350_I6 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15486     | DW_rightsh     | A_width=26 | sra_241_C350_I6 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15487      | DW_leftsh      | A_width=12 | sla_238_C351_I6 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15488     | DW_rightsh     | A_width=26 | sra_241_C351_I6 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15489    | DW01_sub       | width=6    | sub_238_C354_I6 (cbfp.sv:238) |
| ash_15490      | DW_leftsh      | A_width=12 | sla_238_C354_I6 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15491     | DW_rightsh     | A_width=26 | sra_241_C354_I6 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15492      | DW_leftsh      | A_width=12 | sla_238_C355_I6 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15493     | DW_rightsh     | A_width=26 | sra_241_C355_I6 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15494      | DW_leftsh      | A_width=12 | sla_238_C350_I7 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15495     | DW_rightsh     | A_width=26 | sra_241_C350_I7 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15496      | DW_leftsh      | A_width=12 | sla_238_C351_I7 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15497     | DW_rightsh     | A_width=26 | sra_241_C351_I7 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15498      | DW_leftsh      | A_width=12 | sla_238_C354_I7 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15499     | DW_rightsh     | A_width=26 | sra_241_C354_I7 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15500    | DW01_sub       | width=6    | sub_238_C355_I7 (cbfp.sv:238) |
| ash_15501      | DW_leftsh      | A_width=12 | sla_238_C355_I7 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15502     | DW_rightsh     | A_width=26 | sra_241_C355_I7 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15503      | DW_leftsh      | A_width=12 | sla_238_C350_I8 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| sub_x_15504    | DW01_sub       | width=6    | sub_241_C350_I8 (cbfp.sv:241) |
| ashr_15505     | DW_rightsh     | A_width=26 | sra_241_C350_I8 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15506      | DW_leftsh      | A_width=12 | sla_238_C351_I8 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15507     | DW_rightsh     | A_width=26 | sra_241_C351_I8 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| sub_x_15508    | DW01_sub       | width=6    | sub_238_C354_I8 (cbfp.sv:238) |
| ash_15509      | DW_leftsh      | A_width=12 | sla_238_C354_I8 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15510     | DW_rightsh     | A_width=26 | sra_241_C354_I8 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| ash_15511      | DW_leftsh      | A_width=12 | sla_238_C355_I8 (cbfp.sv:238) |
              |                | SH_width=32 |                           |
| ashr_15512     | DW_rightsh     | A_width=26 | sra_241_C355_I8 (cbfp.sv:241) |
              |                | SH_width=32 |                           |
| add_x_15608    | DW01_add       | width=11   | add_292_2_I2 (cbfp.sv:292) |
|                |                |            | add_292_I2 (cbfp.sv:292)   |
| add_x_15609    | DW01_add       | width=11   | add_292_2_I3 (cbfp.sv:292) |
|                |                |            | add_292_I3 (cbfp.sv:292)   |
| add_x_15610    | DW01_add       | width=11   | add_292_2_I4 (cbfp.sv:292) |
|                |                |            | add_292_I4 (cbfp.sv:292)   |
| add_x_15611    | DW01_add       | width=11   | add_292_2_I5 (cbfp.sv:292) |
|                |                |            | add_292_I5 (cbfp.sv:292)   |
| add_x_15612    | DW01_add       | width=11   | add_292_2_I6 (cbfp.sv:292) |
|                |                |            | add_292_I6 (cbfp.sv:292)   |
| add_x_15613    | DW01_add       | width=11   | add_292_2_I7 (cbfp.sv:292) |
|                |                |            | add_292_I7 (cbfp.sv:292)   |
| add_x_15614    | DW01_add       | width=11   | add_292_2_I8 (cbfp.sv:292) |
|                |                |            | add_292_I8 (cbfp.sv:292)   |
| lt_x_15615     | DW_cmp         | width=5    | lt_219_C280 (cbfp.sv:219)  |
|                |                |            | lt_219_C338 (cbfp.sv:219)  |
| lt_x_15616     | DW_cmp         | width=5    | lt_219_I2_C280 (cbfp.sv:219) |
               |                |            | lt_219_I2_C338 (cbfp.sv:219) |
| lt_x_15617     | DW_cmp         | width=5    | lt_219_I3_C280 (cbfp.sv:219) |
               |                |            | lt_219_I3_C338 (cbfp.sv:219) |
| lt_x_15618     | DW_cmp         | width=5    | lt_219_I4_C280 (cbfp.sv:219) |
               |                |            | lt_219_I4_C338 (cbfp.sv:219) |
| lt_x_15619     | DW_cmp         | width=5    | lt_219_C281 (cbfp.sv:219)  |
|                |                |            | lt_219_C339 (cbfp.sv:219)  |
| lt_x_15620     | DW_cmp         | width=5    | lt_219_I2_C281 (cbfp.sv:219) |
               |                |            | lt_219_I2_C339 (cbfp.sv:219) |
| lt_x_15621     | DW_cmp         | width=5    | lt_219_I3_C281 (cbfp.sv:219) |
               |                |            | lt_219_I3_C339 (cbfp.sv:219) |
| lt_x_15622     | DW_cmp         | width=5    | lt_219_I4_C281 (cbfp.sv:219) |
               |                |            | lt_219_I4_C339 (cbfp.sv:219) |
| lt_x_15623     | DW_cmp         | width=5    | lt_219_C282 (cbfp.sv:219)  |
|                |                |            | lt_219_C340 (cbfp.sv:219)  |
| lt_x_15624     | DW_cmp         | width=5    | lt_219_I2_C282 (cbfp.sv:219) |
               |                |            | lt_219_I2_C340 (cbfp.sv:219) |
| lt_x_15625     | DW_cmp         | width=5    | lt_219_I3_C282 (cbfp.sv:219) |
               |                |            | lt_219_I3_C340 (cbfp.sv:219) |
| lt_x_15626     | DW_cmp         | width=5    | lt_219_I4_C282 (cbfp.sv:219) |
               |                |            | lt_219_I4_C340 (cbfp.sv:219) |
| lt_x_15627     | DW_cmp         | width=5    | lt_219_C283 (cbfp.sv:219)  |
|                |                |            | lt_219_C341 (cbfp.sv:219)  |
| lt_x_15628     | DW_cmp         | width=5    | lt_219_I2_C283 (cbfp.sv:219) |
               |                |            | lt_219_I2_C341 (cbfp.sv:219) |
| lt_x_15629     | DW_cmp         | width=5    | lt_219_I3_C283 (cbfp.sv:219) |
               |                |            | lt_219_I3_C341 (cbfp.sv:219) |
| lt_x_15630     | DW_cmp         | width=5    | lt_219_I4_C283 (cbfp.sv:219) |
               |                |            | lt_219_I4_C341 (cbfp.sv:219) |
| sub_x_15432    | DW01_sub       | width=6    | sub_238_C350 (cbfp.sv:238) |
|                |                |            | sub_238_C350_I4 (cbfp.sv:238) |
              |                |            | sub_238_C350_I6 (cbfp.sv:238) |
              |                |            | sub_238_C350_I8 (cbfp.sv:238) |
              |                |            | sub_238_C351_I2 (cbfp.sv:238) |
              |                |            | sub_238_C351_I4 (cbfp.sv:238) |
              |                |            | sub_238_C351_I7 (cbfp.sv:238) |
| sub_x_15442    | DW01_sub       | width=6    | sub_241_C354 (cbfp.sv:241) |
|                |                |            | sub_241_C354_I2 (cbfp.sv:241) |
              |                |            | sub_241_C354_I5 (cbfp.sv:241) |
              |                |            | sub_241_C354_I8 (cbfp.sv:241) |
              |                |            | sub_241_C355 (cbfp.sv:241) |
|                |                |            | sub_241_C355_I4 (cbfp.sv:241) |
              |                |            | sub_241_C355_I5 (cbfp.sv:241) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_inc         | apparch (area)     |                |
| lt_x_15417         | DW_cmp           | apparch (area)     |                |
| lt_x_15418         | DW_cmp           | apparch (area)     |                |
| lt_x_15419         | DW_cmp           | apparch (area)     |                |
| lt_x_15420         | DW_cmp           | apparch (area)     |                |
| lt_x_15421         | DW_cmp           | apparch (area)     |                |
| lt_x_15422         | DW_cmp           | apparch (area)     |                |
| lt_x_15423         | DW_cmp           | apparch (area)     |                |
| lt_x_15424         | DW_cmp           | apparch (area)     |                |
| lt_x_15425         | DW_cmp           | apparch (area)     |                |
| lt_x_15426         | DW_cmp           | apparch (area)     |                |
| lt_x_15427         | DW_cmp           | apparch (area)     |                |
| lt_x_15428         | DW_cmp           | apparch (area)     |                |
| lt_x_15429         | DW_cmp           | apparch (area)     |                |
| lt_x_15430         | DW_cmp           | apparch (area)     |                |
| gt_x_15431         | DW_cmp           | apparch (area)     |                |
| ash_15433          | DW_leftsh        | astr (area)        |                |
| sub_x_15434        | DW01_sub         | apparch (area)     |                |
| ashr_15435         | DW_rightsh       | astr (area)        |                |
| ash_15436          | DW_leftsh        | astr (area)        |                |
| sub_x_15437        | DW01_sub         | apparch (area)     |                |
| ashr_15438         | DW_rightsh       | astr (area)        |                |
| gt_x_15439         | DW_cmp           | apparch (area)     |                |
| sub_x_15440        | DW01_sub         | apparch (area)     |                |
| ash_15441          | DW_leftsh        | astr (area)        |                |
| ashr_15443         | DW_rightsh       | astr (area)        |                |
| ash_15444          | DW_leftsh        | astr (area)        |                |
| ashr_15445         | DW_rightsh       | astr (area)        |                |
| ash_15446          | DW_leftsh        | astr (area)        |                |
| sub_x_15447        | DW01_sub         | apparch (area)     |                |
| ashr_15448         | DW_rightsh       | astr (area)        |                |
| ash_15449          | DW_leftsh        | astr (area)        |                |
| ashr_15450         | DW_rightsh       | astr (area)        |                |
| ash_15451          | DW_leftsh        | astr (area)        |                |
| ashr_15452         | DW_rightsh       | astr (area)        |                |
| sub_x_15453        | DW01_sub         | apparch (area)     |                |
| ash_15454          | DW_leftsh        | astr (area)        |                |
| ashr_15455         | DW_rightsh       | astr (area)        |                |
| ash_15456          | DW_leftsh        | astr (area)        |                |
| ashr_15457         | DW_rightsh       | astr (area)        |                |
| ash_15458          | DW_leftsh        | astr (area)        |                |
| ashr_15459         | DW_rightsh       | astr (area)        |                |
| ash_15460          | DW_leftsh        | astr (area)        |                |
| ashr_15461         | DW_rightsh       | astr (area)        |                |
| ash_15462          | DW_leftsh        | astr (area)        |                |
| ashr_15463         | DW_rightsh       | astr (area)        |                |
| ash_15464          | DW_leftsh        | astr (area)        |                |
| ashr_15465         | DW_rightsh       | astr (area)        |                |
| ash_15466          | DW_leftsh        | astr (area)        |                |
| sub_x_15467        | DW01_sub         | apparch (area)     |                |
| ashr_15468         | DW_rightsh       | astr (area)        |                |
| sub_x_15469        | DW01_sub         | apparch (area)     |                |
| ash_15470          | DW_leftsh        | astr (area)        |                |
| ashr_15471         | DW_rightsh       | astr (area)        |                |
| sub_x_15472        | DW01_sub         | apparch (area)     |                |
| ash_15473          | DW_leftsh        | astr (area)        |                |
| ashr_15474         | DW_rightsh       | astr (area)        |                |
| ash_15475          | DW_leftsh        | astr (area)        |                |
| sub_x_15476        | DW01_sub         | apparch (area)     |                |
| ashr_15477         | DW_rightsh       | astr (area)        |                |
| ash_15478          | DW_leftsh        | astr (area)        |                |
| sub_x_15479        | DW01_sub         | apparch (area)     |                |
| ashr_15480         | DW_rightsh       | astr (area)        |                |
| ash_15481          | DW_leftsh        | astr (area)        |                |
| ashr_15482         | DW_rightsh       | astr (area)        |                |
| ash_15483          | DW_leftsh        | astr (area)        |                |
| ashr_15484         | DW_rightsh       | astr (area)        |                |
| ash_15485          | DW_leftsh        | astr (area)        |                |
| ashr_15486         | DW_rightsh       | astr (area)        |                |
| ash_15487          | DW_leftsh        | astr (area)        |                |
| ashr_15488         | DW_rightsh       | astr (area)        |                |
| sub_x_15489        | DW01_sub         | apparch (area)     |                |
| ash_15490          | DW_leftsh        | astr (area)        |                |
| ashr_15491         | DW_rightsh       | astr (area)        |                |
| ash_15492          | DW_leftsh        | astr (area)        |                |
| ashr_15493         | DW_rightsh       | astr (area)        |                |
| ash_15494          | DW_leftsh        | astr (area)        |                |
| ashr_15495         | DW_rightsh       | astr (area)        |                |
| ash_15496          | DW_leftsh        | astr (area)        |                |
| ashr_15497         | DW_rightsh       | astr (area)        |                |
| ash_15498          | DW_leftsh        | astr (area)        |                |
| ashr_15499         | DW_rightsh       | astr (area)        |                |
| sub_x_15500        | DW01_sub         | apparch (area)     |                |
| ash_15501          | DW_leftsh        | astr (area)        |                |
| ashr_15502         | DW_rightsh       | astr (area)        |                |
| ash_15503          | DW_leftsh        | astr (area)        |                |
| sub_x_15504        | DW01_sub         | apparch (area)     |                |
| ashr_15505         | DW_rightsh       | astr (area)        |                |
| ash_15506          | DW_leftsh        | astr (area)        |                |
| ashr_15507         | DW_rightsh       | astr (area)        |                |
| sub_x_15508        | DW01_sub         | apparch (area)     |                |
| ash_15509          | DW_leftsh        | astr (area)        |                |
| ashr_15510         | DW_rightsh       | astr (area)        |                |
| ash_15511          | DW_leftsh        | astr (area)        |                |
| ashr_15512         | DW_rightsh       | astr (area)        |                |
| add_x_15608        | DW01_add         | apparch (area)     |                |
| add_x_15609        | DW01_add         | apparch (area)     |                |
| add_x_15610        | DW01_add         | apparch (area)     |                |
| add_x_15611        | DW01_add         | apparch (area)     |                |
| add_x_15612        | DW01_add         | apparch (area)     |                |
| add_x_15613        | DW01_add         | apparch (area)     |                |
| add_x_15614        | DW01_add         | apparch (area)     |                |
| lt_x_15615         | DW_cmp           | apparch (area)     |                |
| lt_x_15616         | DW_cmp           | apparch (area)     |                |
| lt_x_15617         | DW_cmp           | apparch (area)     |                |
| lt_x_15618         | DW_cmp           | apparch (area)     |                |
| lt_x_15619         | DW_cmp           | apparch (area)     |                |
| lt_x_15620         | DW_cmp           | apparch (area)     |                |
| lt_x_15621         | DW_cmp           | apparch (area)     |                |
| lt_x_15622         | DW_cmp           | apparch (area)     |                |
| lt_x_15623         | DW_cmp           | apparch (area)     |                |
| lt_x_15624         | DW_cmp           | apparch (area)     |                |
| lt_x_15625         | DW_cmp           | apparch (area)     |                |
| lt_x_15626         | DW_cmp           | apparch (area)     |                |
| lt_x_15627         | DW_cmp           | apparch (area)     |                |
| lt_x_15628         | DW_cmp           | apparch (area)     |                |
| lt_x_15629         | DW_cmp           | apparch (area)     |                |
| lt_x_15630         | DW_cmp           | apparch (area)     |                |
| sub_x_15432        | DW01_sub         | apparch (area)     |                |
| sub_x_15442        | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : twidle1_3_IN_WIDTH15_OUT_WIDTH25
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_16       | DW_cmp         | width=9    | gte_107 (twiddle.sv:107)   |
| add_x_17       | DW01_add       | width=9    | add_110 (twiddle.sv:110)   |
| add_x_8        | DW01_add       | width=6    | add_103_2_I9 (twiddle.sv:103) |
              |                |            | add_103_I9 (twiddle.sv:103) |
                |                |            | add_104_2_I9 (twiddle.sv:104) |
              |                |            | add_104_I9 (twiddle.sv:104) |
| add_x_9        | DW01_add       | width=6    | add_103_2_I10 (twiddle.sv:103) |
             |                |            | add_103_I10 (twiddle.sv:103) |
               |                |            | add_104_2_I10 (twiddle.sv:104) |
             |                |            | add_104_I10 (twiddle.sv:104) |
| add_x_10       | DW01_add       | width=6    | add_103_2_I11 (twiddle.sv:103) |
             |                |            | add_103_I11 (twiddle.sv:103) |
               |                |            | add_104_2_I11 (twiddle.sv:104) |
             |                |            | add_104_I11 (twiddle.sv:104) |
| add_x_11       | DW01_add       | width=6    | add_103_2_I12 (twiddle.sv:103) |
             |                |            | add_103_I12 (twiddle.sv:103) |
               |                |            | add_104_2_I12 (twiddle.sv:104) |
             |                |            | add_104_I12 (twiddle.sv:104) |
| add_x_12       | DW01_add       | width=6    | add_103_2_I13 (twiddle.sv:103) |
             |                |            | add_103_I13 (twiddle.sv:103) |
               |                |            | add_104_2_I13 (twiddle.sv:104) |
             |                |            | add_104_I13 (twiddle.sv:104) |
| add_x_13       | DW01_add       | width=6    | add_103_2_I14 (twiddle.sv:103) |
             |                |            | add_103_I14 (twiddle.sv:103) |
               |                |            | add_104_2_I14 (twiddle.sv:104) |
             |                |            | add_104_I14 (twiddle.sv:104) |
| add_x_14       | DW01_add       | width=6    | add_103_2_I15 (twiddle.sv:103) |
             |                |            | add_103_I15 (twiddle.sv:103) |
               |                |            | add_104_2_I15 (twiddle.sv:104) |
             |                |            | add_104_I15 (twiddle.sv:104) |
| add_x_15       | DW01_add       | width=6    | add_103_2_I16 (twiddle.sv:103) |
             |                |            | add_103_I16 (twiddle.sv:103) |
               |                |            | add_104_2_I16 (twiddle.sv:104) |
             |                |            | add_104_I16 (twiddle.sv:104) |
| add_x_4        | DW01_add       | width=6    | add_103_2_I5 (twiddle.sv:103) |
              |                |            | add_103_I5 (twiddle.sv:103) |
                |                |            | add_104_2_I5 (twiddle.sv:104) |
              |                |            | add_104_I5 (twiddle.sv:104) |
| add_x_5        | DW01_add       | width=6    | add_103_2_I6 (twiddle.sv:103) |
              |                |            | add_103_I6 (twiddle.sv:103) |
                |                |            | add_104_2_I6 (twiddle.sv:104) |
              |                |            | add_104_I6 (twiddle.sv:104) |
| add_x_6        | DW01_add       | width=6    | add_103_2_I7 (twiddle.sv:103) |
              |                |            | add_103_I7 (twiddle.sv:103) |
                |                |            | add_104_2_I7 (twiddle.sv:104) |
              |                |            | add_104_I7 (twiddle.sv:104) |
| add_x_7        | DW01_add       | width=6    | add_103_2_I8 (twiddle.sv:103) |
              |                |            | add_103_I8 (twiddle.sv:103) |
                |                |            | add_104_2_I8 (twiddle.sv:104) |
              |                |            | add_104_I8 (twiddle.sv:104) |
| add_x_2        | DW01_add       | width=6    | add_103_2_I3 (twiddle.sv:103) |
              |                |            | add_103_I3 (twiddle.sv:103) |
                |                |            | add_104_2_I3 (twiddle.sv:104) |
              |                |            | add_104_I3 (twiddle.sv:104) |
| add_x_3        | DW01_add       | width=6    | add_103_2_I4 (twiddle.sv:103) |
              |                |            | add_103_I4 (twiddle.sv:103) |
                |                |            | add_104_2_I4 (twiddle.sv:104) |
              |                |            | add_104_I4 (twiddle.sv:104) |
| DP_OP_302J9_122_6407            |            |                            |
|                | DP_OP_302J9_122_6407 |      |                            |
| DP_OP_303J9_123_6407            |            |                            |
|                | DP_OP_303J9_123_6407 |      |                            |
| DP_OP_304J9_124_6407            |            |                            |
|                | DP_OP_304J9_124_6407 |      |                            |
| DP_OP_305J9_125_6407            |            |                            |
|                | DP_OP_305J9_125_6407 |      |                            |
| DP_OP_306J9_126_6407            |            |                            |
|                | DP_OP_306J9_126_6407 |      |                            |
| DP_OP_307J9_127_6407            |            |                            |
|                | DP_OP_307J9_127_6407 |      |                            |
| DP_OP_308J9_128_6407            |            |                            |
|                | DP_OP_308J9_128_6407 |      |                            |
| DP_OP_309J9_129_6407            |            |                            |
|                | DP_OP_309J9_129_6407 |      |                            |
| DP_OP_310J9_130_6407            |            |                            |
|                | DP_OP_310J9_130_6407 |      |                            |
| DP_OP_311J9_131_6407            |            |                            |
|                | DP_OP_311J9_131_6407 |      |                            |
| DP_OP_312J9_132_6407            |            |                            |
|                | DP_OP_312J9_132_6407 |      |                            |
| DP_OP_313J9_133_6407            |            |                            |
|                | DP_OP_313J9_133_6407 |      |                            |
| DP_OP_314J9_134_6407            |            |                            |
|                | DP_OP_314J9_134_6407 |      |                            |
| DP_OP_315J9_135_6407            |            |                            |
|                | DP_OP_315J9_135_6407 |      |                            |
| DP_OP_316J9_136_6407            |            |                            |
|                | DP_OP_316J9_136_6407 |      |                            |
| DP_OP_317J9_137_6407            |            |                            |
|                | DP_OP_317J9_137_6407 |      |                            |
| DP_OP_318J9_138_6407            |            |                            |
|                | DP_OP_318J9_138_6407 |      |                            |
| DP_OP_319J9_139_6407            |            |                            |
|                | DP_OP_319J9_139_6407 |      |                            |
| DP_OP_320J9_140_6407            |            |                            |
|                | DP_OP_320J9_140_6407 |      |                            |
| DP_OP_321J9_141_6407            |            |                            |
|                | DP_OP_321J9_141_6407 |      |                            |
| DP_OP_322J9_142_6407            |            |                            |
|                | DP_OP_322J9_142_6407 |      |                            |
| DP_OP_323J9_143_6407            |            |                            |
|                | DP_OP_323J9_143_6407 |      |                            |
| DP_OP_324J9_144_6407            |            |                            |
|                | DP_OP_324J9_144_6407 |      |                            |
| DP_OP_325J9_145_6407            |            |                            |
|                | DP_OP_325J9_145_6407 |      |                            |
| DP_OP_326J9_146_6407            |            |                            |
|                | DP_OP_326J9_146_6407 |      |                            |
| DP_OP_327J9_147_6407            |            |                            |
|                | DP_OP_327J9_147_6407 |      |                            |
| DP_OP_328J9_148_6407            |            |                            |
|                | DP_OP_328J9_148_6407 |      |                            |
| DP_OP_329J9_149_6407            |            |                            |
|                | DP_OP_329J9_149_6407 |      |                            |
| DP_OP_330J9_150_6407            |            |                            |
|                | DP_OP_330J9_150_6407 |      |                            |
| DP_OP_331J9_151_6407            |            |                            |
|                | DP_OP_331J9_151_6407 |      |                            |
| DP_OP_332J9_152_6407            |            |                            |
|                | DP_OP_332J9_152_6407 |      |                            |
| DP_OP_333J9_153_6407            |            |                            |
|                | DP_OP_333J9_153_6407 |      |                            |
=============================================================================

Datapath Report for DP_OP_302J9_122_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_302J9_122_6407 | mult_103 (twiddle.sv:103) sub_103 (twiddle.sv:103)  |
|                      | mult_103_2 (twiddle.sv:103)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T1    | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T0 - T1 (twiddle.sv:103)                 |
==============================================================================

Datapath Report for DP_OP_303J9_123_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_303J9_123_6407 | mult_104 (twiddle.sv:104)                           |
|                      | add_104_3 (twiddle.sv:104)                          |
|                      | mult_104_2 (twiddle.sv:104)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T4    | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T3 + T4 (twiddle.sv:104)                 |
==============================================================================

Datapath Report for DP_OP_304J9_124_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_304J9_124_6407 | mult_103_I2 (twiddle.sv:103)                        |
|                      | sub_103_I2 (twiddle.sv:103)                         |
|                      | mult_103_2_I2 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T8    | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T9    | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T8 - T9 (twiddle.sv:103)                 |
==============================================================================

Datapath Report for DP_OP_305J9_125_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_305J9_125_6407 | mult_104_I2 (twiddle.sv:104)                        |
|                      | add_104_3_I2 (twiddle.sv:104)                       |
|                      | mult_104_2_I2 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T13   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T14   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T13 + T14 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_306J9_126_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_306J9_126_6407 | mult_103_I3 (twiddle.sv:103)                        |
|                      | sub_103_I3 (twiddle.sv:103)                         |
|                      | mult_103_2_I3 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T18   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T19   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T18 - T19 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_307J9_127_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_307J9_127_6407 | mult_104_I3 (twiddle.sv:104)                        |
|                      | add_104_3_I3 (twiddle.sv:104)                       |
|                      | mult_104_2_I3 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T23   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T24   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T23 + T24 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_308J9_128_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_308J9_128_6407 | mult_103_I4 (twiddle.sv:103)                        |
|                      | sub_103_I4 (twiddle.sv:103)                         |
|                      | mult_103_2_I4 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T28   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T29   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T28 - T29 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_309J9_129_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_309J9_129_6407 | mult_104_I4 (twiddle.sv:104)                        |
|                      | add_104_3_I4 (twiddle.sv:104)                       |
|                      | mult_104_2_I4 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T33   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T34   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T33 + T34 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_310J9_130_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_310J9_130_6407 | mult_103_I5 (twiddle.sv:103)                        |
|                      | sub_103_I5 (twiddle.sv:103)                         |
|                      | mult_103_2_I5 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T38   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T39   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T38 - T39 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_311J9_131_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_311J9_131_6407 | mult_104_I5 (twiddle.sv:104)                        |
|                      | add_104_3_I5 (twiddle.sv:104)                       |
|                      | mult_104_2_I5 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T43   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T44   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T43 + T44 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_312J9_132_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_312J9_132_6407 | mult_103_I6 (twiddle.sv:103)                        |
|                      | sub_103_I6 (twiddle.sv:103)                         |
|                      | mult_103_2_I6 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T48   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T49   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T48 - T49 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_313J9_133_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_313J9_133_6407 | mult_104_I6 (twiddle.sv:104)                        |
|                      | add_104_3_I6 (twiddle.sv:104)                       |
|                      | mult_104_2_I6 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T53   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T54   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T53 + T54 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_314J9_134_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_314J9_134_6407 | mult_103_I7 (twiddle.sv:103)                        |
|                      | sub_103_I7 (twiddle.sv:103)                         |
|                      | mult_103_2_I7 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T58   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T59   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T58 - T59 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_315J9_135_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_315J9_135_6407 | mult_104_I7 (twiddle.sv:104)                        |
|                      | add_104_3_I7 (twiddle.sv:104)                       |
|                      | mult_104_2_I7 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T63   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T64   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T63 + T64 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_316J9_136_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_316J9_136_6407 | mult_103_I8 (twiddle.sv:103)                        |
|                      | sub_103_I8 (twiddle.sv:103)                         |
|                      | mult_103_2_I8 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T68   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T69   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T68 - T69 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_317J9_137_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_317J9_137_6407 | mult_104_I8 (twiddle.sv:104)                        |
|                      | add_104_3_I8 (twiddle.sv:104)                       |
|                      | mult_104_2_I8 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T73   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T74   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T73 + T74 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_318J9_138_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_318J9_138_6407 | mult_103_I9 (twiddle.sv:103)                        |
|                      | sub_103_I9 (twiddle.sv:103)                         |
|                      | mult_103_2_I9 (twiddle.sv:103)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T78   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T79   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T78 - T79 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_319J9_139_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_319J9_139_6407 | mult_104_I9 (twiddle.sv:104)                        |
|                      | add_104_3_I9 (twiddle.sv:104)                       |
|                      | mult_104_2_I9 (twiddle.sv:104)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T83   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T84   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T83 + T84 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_320J9_140_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_320J9_140_6407 | mult_103_I10 (twiddle.sv:103)                       |
|                      | sub_103_I10 (twiddle.sv:103)                        |
|                      | mult_103_2_I10 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T88   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T89   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T88 - T89 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_321J9_141_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_321J9_141_6407 | mult_104_I10 (twiddle.sv:104)                       |
|                      | add_104_3_I10 (twiddle.sv:104)                      |
|                      | mult_104_2_I10 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T93   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T94   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T93 + T94 (twiddle.sv:104)               |
==============================================================================

Datapath Report for DP_OP_322J9_142_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_322J9_142_6407 | mult_103_I11 (twiddle.sv:103)                       |
|                      | sub_103_I11 (twiddle.sv:103)                        |
|                      | mult_103_2_I11 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T98   | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T99   | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T98 - T99 (twiddle.sv:103)               |
==============================================================================

Datapath Report for DP_OP_323J9_143_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_323J9_143_6407 | mult_104_I11 (twiddle.sv:104)                       |
|                      | add_104_3_I11 (twiddle.sv:104)                      |
|                      | mult_104_2_I11 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T103  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T104  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T103 + T104 (twiddle.sv:104)             |
==============================================================================

Datapath Report for DP_OP_324J9_144_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_324J9_144_6407 | mult_103_I12 (twiddle.sv:103)                       |
|                      | sub_103_I12 (twiddle.sv:103)                        |
|                      | mult_103_2_I12 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T108  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T109  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T108 - T109 (twiddle.sv:103)             |
==============================================================================

Datapath Report for DP_OP_325J9_145_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_325J9_145_6407 | mult_104_I12 (twiddle.sv:104)                       |
|                      | add_104_3_I12 (twiddle.sv:104)                      |
|                      | mult_104_2_I12 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T113  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T114  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T113 + T114 (twiddle.sv:104)             |
==============================================================================

Datapath Report for DP_OP_326J9_146_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_326J9_146_6407 | mult_103_I13 (twiddle.sv:103)                       |
|                      | sub_103_I13 (twiddle.sv:103)                        |
|                      | mult_103_2_I13 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T118  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T119  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T118 - T119 (twiddle.sv:103)             |
==============================================================================

Datapath Report for DP_OP_327J9_147_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_327J9_147_6407 | mult_104_I13 (twiddle.sv:104)                       |
|                      | add_104_3_I13 (twiddle.sv:104)                      |
|                      | mult_104_2_I13 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T123  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T124  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T123 + T124 (twiddle.sv:104)             |
==============================================================================

Datapath Report for DP_OP_328J9_148_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_328J9_148_6407 | mult_103_I14 (twiddle.sv:103)                       |
|                      | sub_103_I14 (twiddle.sv:103)                        |
|                      | mult_103_2_I14 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T128  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T129  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T128 - T129 (twiddle.sv:103)             |
==============================================================================

Datapath Report for DP_OP_329J9_149_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_329J9_149_6407 | mult_104_I14 (twiddle.sv:104)                       |
|                      | add_104_3_I14 (twiddle.sv:104)                      |
|                      | mult_104_2_I14 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T133  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T134  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T133 + T134 (twiddle.sv:104)             |
==============================================================================

Datapath Report for DP_OP_330J9_150_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_330J9_150_6407 | mult_103_I15 (twiddle.sv:103)                       |
|                      | sub_103_I15 (twiddle.sv:103)                        |
|                      | mult_103_2_I15 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T138  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T139  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T138 - T139 (twiddle.sv:103)             |
==============================================================================

Datapath Report for DP_OP_331J9_151_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_331J9_151_6407 | mult_104_I15 (twiddle.sv:104)                       |
|                      | add_104_3_I15 (twiddle.sv:104)                      |
|                      | mult_104_2_I15 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T143  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T144  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T143 + T144 (twiddle.sv:104)             |
==============================================================================

Datapath Report for DP_OP_332J9_152_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_332J9_152_6407 | mult_103_I16 (twiddle.sv:103)                       |
|                      | sub_103_I16 (twiddle.sv:103)                        |
|                      | mult_103_2_I16 (twiddle.sv:103)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T148  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:103)                 |
| T149  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:103)                 |
| O1    | PO   | Signed   | 25    | T148 - T149 (twiddle.sv:103)             |
==============================================================================

Datapath Report for DP_OP_333J9_153_6407
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_333J9_153_6407 | mult_104_I16 (twiddle.sv:104)                       |
|                      | add_104_3_I16 (twiddle.sv:104)                      |
|                      | mult_104_2_I16 (twiddle.sv:104)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T153  | IFO  | Signed   | 24    | I1 * I2 (twiddle.sv:104)                 |
| T154  | IFO  | Signed   | 24    | I3 * I4 (twiddle.sv:104)                 |
| O1    | PO   | Signed   | 25    | T153 + T154 (twiddle.sv:104)             |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_16           | DW_cmp           | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| DP_OP_302J9_122_6407                  |                    |                |
|                    | DP_OP_302J9_122_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_303J9_123_6407                  |                    |                |
|                    | DP_OP_303J9_123_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_304J9_124_6407                  |                    |                |
|                    | DP_OP_304J9_124_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_305J9_125_6407                  |                    |                |
|                    | DP_OP_305J9_125_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_306J9_126_6407                  |                    |                |
|                    | DP_OP_306J9_126_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_307J9_127_6407                  |                    |                |
|                    | DP_OP_307J9_127_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_308J9_128_6407                  |                    |                |
|                    | DP_OP_308J9_128_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_309J9_129_6407                  |                    |                |
|                    | DP_OP_309J9_129_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_310J9_130_6407                  |                    |                |
|                    | DP_OP_310J9_130_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_311J9_131_6407                  |                    |                |
|                    | DP_OP_311J9_131_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_312J9_132_6407                  |                    |                |
|                    | DP_OP_312J9_132_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_313J9_133_6407                  |                    |                |
|                    | DP_OP_313J9_133_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_314J9_134_6407                  |                    |                |
|                    | DP_OP_314J9_134_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_315J9_135_6407                  |                    |                |
|                    | DP_OP_315J9_135_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_316J9_136_6407                  |                    |                |
|                    | DP_OP_316J9_136_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_317J9_137_6407                  |                    |                |
|                    | DP_OP_317J9_137_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_318J9_138_6407                  |                    |                |
|                    | DP_OP_318J9_138_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_319J9_139_6407                  |                    |                |
|                    | DP_OP_319J9_139_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_320J9_140_6407                  |                    |                |
|                    | DP_OP_320J9_140_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_321J9_141_6407                  |                    |                |
|                    | DP_OP_321J9_141_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_322J9_142_6407                  |                    |                |
|                    | DP_OP_322J9_142_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_323J9_143_6407                  |                    |                |
|                    | DP_OP_323J9_143_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_324J9_144_6407                  |                    |                |
|                    | DP_OP_324J9_144_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_325J9_145_6407                  |                    |                |
|                    | DP_OP_325J9_145_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_326J9_146_6407                  |                    |                |
|                    | DP_OP_326J9_146_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_327J9_147_6407                  |                    |                |
|                    | DP_OP_327J9_147_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_328J9_148_6407                  |                    |                |
|                    | DP_OP_328J9_148_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_329J9_149_6407                  |                    |                |
|                    | DP_OP_329J9_149_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_330J9_150_6407                  |                    |                |
|                    | DP_OP_330J9_150_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_331J9_151_6407                  |                    |                |
|                    | DP_OP_331J9_151_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_332J9_152_6407                  |                    |                |
|                    | DP_OP_332J9_152_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_333J9_153_6407                  |                    |                |
|                    | DP_OP_333J9_153_6407 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================

 
****************************************
Design : stage_buffer_und16_IN_WIDTH14_OUT_WIDTH15_BLK_SIZE16
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=15   | add_226_2 (butter_fly.sv:226) |
| add_x_2        | DW01_add       | width=15   | add_227_2 (butter_fly.sv:227) |
| add_x_3        | DW01_add       | width=15   | add_226_2_I2 (butter_fly.sv:226) |
| add_x_4        | DW01_add       | width=15   | add_227_2_I2 (butter_fly.sv:227) |
| add_x_5        | DW01_add       | width=15   | add_226_2_I3 (butter_fly.sv:226) |
| add_x_6        | DW01_add       | width=15   | add_227_2_I3 (butter_fly.sv:227) |
| add_x_7        | DW01_add       | width=15   | add_226_2_I4 (butter_fly.sv:226) |
| add_x_8        | DW01_add       | width=15   | add_227_2_I4 (butter_fly.sv:227) |
| add_x_9        | DW01_add       | width=15   | add_226_2_I5 (butter_fly.sv:226) |
| add_x_10       | DW01_add       | width=15   | add_227_2_I5 (butter_fly.sv:227) |
| add_x_11       | DW01_add       | width=15   | add_226_2_I6 (butter_fly.sv:226) |
| add_x_12       | DW01_add       | width=15   | add_227_2_I6 (butter_fly.sv:227) |
| add_x_13       | DW01_add       | width=15   | add_226_2_I7 (butter_fly.sv:226) |
| add_x_14       | DW01_add       | width=15   | add_227_2_I7 (butter_fly.sv:227) |
| add_x_15       | DW01_add       | width=15   | add_226_2_I8 (butter_fly.sv:226) |
| add_x_16       | DW01_add       | width=15   | add_227_2_I8 (butter_fly.sv:227) |
| sub_x_17       | DW01_sub       | width=15   | sub_231_2 (butter_fly.sv:231) |
| sub_x_18       | DW01_sub       | width=15   | sub_232_2 (butter_fly.sv:232) |
| sub_x_19       | DW01_sub       | width=15   | sub_231_2_I2 (butter_fly.sv:231) |
| sub_x_20       | DW01_sub       | width=15   | sub_232_2_I2 (butter_fly.sv:232) |
| sub_x_21       | DW01_sub       | width=15   | sub_231_2_I3 (butter_fly.sv:231) |
| sub_x_22       | DW01_sub       | width=15   | sub_232_2_I3 (butter_fly.sv:232) |
| sub_x_23       | DW01_sub       | width=15   | sub_231_2_I4 (butter_fly.sv:231) |
| sub_x_24       | DW01_sub       | width=15   | sub_232_2_I4 (butter_fly.sv:232) |
| sub_x_25       | DW01_sub       | width=15   | sub_231_2_I5 (butter_fly.sv:231) |
| sub_x_26       | DW01_sub       | width=15   | sub_232_2_I5 (butter_fly.sv:232) |
| sub_x_27       | DW01_sub       | width=15   | sub_231_2_I6 (butter_fly.sv:231) |
| sub_x_28       | DW01_sub       | width=15   | sub_232_2_I6 (butter_fly.sv:232) |
| sub_x_29       | DW01_sub       | width=15   | sub_231_2_I7 (butter_fly.sv:231) |
| sub_x_30       | DW01_sub       | width=15   | sub_232_2_I7 (butter_fly.sv:232) |
| sub_x_31       | DW01_sub       | width=15   | sub_231_2_I8 (butter_fly.sv:231) |
| sub_x_32       | DW01_sub       | width=15   | sub_232_2_I8 (butter_fly.sv:232) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : shift_processor_IN_WIDTH23_OUT_WIDTH14
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=22   | add_714 (twiddle.sv:714)   |
| add_x_2        | DW01_add       | width=22   | add_715 (twiddle.sv:715)   |
| add_x_3        | DW01_add       | width=22   | add_714_I2 (twiddle.sv:714) |
| add_x_4        | DW01_add       | width=22   | add_715_I2 (twiddle.sv:715) |
| add_x_5        | DW01_add       | width=22   | add_714_I3 (twiddle.sv:714) |
| add_x_6        | DW01_add       | width=22   | add_715_I3 (twiddle.sv:715) |
| add_x_7        | DW01_add       | width=22   | add_714_I4 (twiddle.sv:714) |
| add_x_8        | DW01_add       | width=22   | add_715_I4 (twiddle.sv:715) |
| add_x_9        | DW01_add       | width=22   | add_714_I5 (twiddle.sv:714) |
| add_x_10       | DW01_add       | width=22   | add_715_I5 (twiddle.sv:715) |
| add_x_11       | DW01_add       | width=22   | add_714_I6 (twiddle.sv:714) |
| add_x_12       | DW01_add       | width=22   | add_715_I6 (twiddle.sv:715) |
| add_x_13       | DW01_add       | width=22   | add_714_I7 (twiddle.sv:714) |
| add_x_14       | DW01_add       | width=22   | add_715_I7 (twiddle.sv:715) |
| add_x_15       | DW01_add       | width=22   | add_714_I8 (twiddle.sv:714) |
| add_x_16       | DW01_add       | width=22   | add_715_I8 (twiddle.sv:715) |
| add_x_17       | DW01_add       | width=22   | add_714_I9 (twiddle.sv:714) |
| add_x_18       | DW01_add       | width=22   | add_715_I9 (twiddle.sv:715) |
| add_x_19       | DW01_add       | width=22   | add_714_I10 (twiddle.sv:714) |
| add_x_20       | DW01_add       | width=22   | add_715_I10 (twiddle.sv:715) |
| add_x_21       | DW01_add       | width=22   | add_714_I11 (twiddle.sv:714) |
| add_x_22       | DW01_add       | width=22   | add_715_I11 (twiddle.sv:715) |
| add_x_23       | DW01_add       | width=22   | add_714_I12 (twiddle.sv:714) |
| add_x_24       | DW01_add       | width=22   | add_715_I12 (twiddle.sv:715) |
| add_x_25       | DW01_add       | width=22   | add_714_I13 (twiddle.sv:714) |
| add_x_26       | DW01_add       | width=22   | add_715_I13 (twiddle.sv:715) |
| add_x_27       | DW01_add       | width=22   | add_714_I14 (twiddle.sv:714) |
| add_x_28       | DW01_add       | width=22   | add_715_I14 (twiddle.sv:715) |
| add_x_29       | DW01_add       | width=22   | add_714_I15 (twiddle.sv:714) |
| add_x_30       | DW01_add       | width=22   | add_715_I15 (twiddle.sv:715) |
| add_x_31       | DW01_add       | width=22   | add_714_I16 (twiddle.sv:714) |
| add_x_32       | DW01_add       | width=22   | add_715_I16 (twiddle.sv:715) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_1_1_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=3    | gte_1053 (twiddle.sv:1053) |
| add_x_2        | DW01_add       | width=3    | add_1057 (twiddle.sv:1057) |
| add_x_3        | DW01_add       | width=3    | add_1058 (twiddle.sv:1058) |
| add_x_4        | DW01_inc       | width=6    | add_1083 (twiddle.sv:1083) |
|                |                |            | add_1089 (twiddle.sv:1089) |
| DP_OP_151J13_122_4893           |            |                            |
|                | DP_OP_151J13_122_4893 |     |                            |
| DP_OP_152J13_123_4893           |            |                            |
|                | DP_OP_152J13_123_4893 |     |                            |
| DP_OP_153J13_124_4893           |            |                            |
|                | DP_OP_153J13_124_4893 |     |                            |
| DP_OP_154J13_125_4893           |            |                            |
|                | DP_OP_154J13_125_4893 |     |                            |
| DP_OP_155J13_126_4893           |            |                            |
|                | DP_OP_155J13_126_4893 |     |                            |
| DP_OP_156J13_127_4893           |            |                            |
|                | DP_OP_156J13_127_4893 |     |                            |
| DP_OP_157J13_128_4893           |            |                            |
|                | DP_OP_157J13_128_4893 |     |                            |
| DP_OP_158J13_129_4893           |            |                            |
|                | DP_OP_158J13_129_4893 |     |                            |
| DP_OP_159J13_130_4893           |            |                            |
|                | DP_OP_159J13_130_4893 |     |                            |
| DP_OP_160J13_131_4893           |            |                            |
|                | DP_OP_160J13_131_4893 |     |                            |
| DP_OP_161J13_132_4893           |            |                            |
|                | DP_OP_161J13_132_4893 |     |                            |
| DP_OP_162J13_133_4893           |            |                            |
|                | DP_OP_162J13_133_4893 |     |                            |
| DP_OP_163J13_134_4893           |            |                            |
|                | DP_OP_163J13_134_4893 |     |                            |
| DP_OP_164J13_135_4893           |            |                            |
|                | DP_OP_164J13_135_4893 |     |                            |
| DP_OP_165J13_136_4893           |            |                            |
|                | DP_OP_165J13_136_4893 |     |                            |
| DP_OP_166J13_137_4893           |            |                            |
|                | DP_OP_166J13_137_4893 |     |                            |
| DP_OP_167J13_138_4893           |            |                            |
|                | DP_OP_167J13_138_4893 |     |                            |
| DP_OP_168J13_139_4893           |            |                            |
|                | DP_OP_168J13_139_4893 |     |                            |
| DP_OP_169J13_140_4893           |            |                            |
|                | DP_OP_169J13_140_4893 |     |                            |
| DP_OP_170J13_141_4893           |            |                            |
|                | DP_OP_170J13_141_4893 |     |                            |
| DP_OP_171J13_142_4893           |            |                            |
|                | DP_OP_171J13_142_4893 |     |                            |
| DP_OP_172J13_143_4893           |            |                            |
|                | DP_OP_172J13_143_4893 |     |                            |
| DP_OP_173J13_144_4893           |            |                            |
|                | DP_OP_173J13_144_4893 |     |                            |
| DP_OP_174J13_145_4893           |            |                            |
|                | DP_OP_174J13_145_4893 |     |                            |
| DP_OP_175J13_146_4893           |            |                            |
|                | DP_OP_175J13_146_4893 |     |                            |
| DP_OP_176J13_147_4893           |            |                            |
|                | DP_OP_176J13_147_4893 |     |                            |
| DP_OP_177J13_148_4893           |            |                            |
|                | DP_OP_177J13_148_4893 |     |                            |
| DP_OP_178J13_149_4893           |            |                            |
|                | DP_OP_178J13_149_4893 |     |                            |
| DP_OP_179J13_150_4893           |            |                            |
|                | DP_OP_179J13_150_4893 |     |                            |
| DP_OP_180J13_151_4893           |            |                            |
|                | DP_OP_180J13_151_4893 |     |                            |
| DP_OP_181J13_152_4893           |            |                            |
|                | DP_OP_181J13_152_4893 |     |                            |
| DP_OP_182J13_153_4893           |            |                            |
|                | DP_OP_182J13_153_4893 |     |                            |
=============================================================================

Datapath Report for DP_OP_151J13_122_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_151J13_122_4893 | mult_1064 (twiddle.sv:1064)                        |
|                      | sub_1064 (twiddle.sv:1064)                          |
|                      | mult_1064_2 (twiddle.sv:1064)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T3    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T4    | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T3 - T4 (twiddle.sv:1064)                |
==============================================================================

Datapath Report for DP_OP_152J13_123_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_152J13_123_4893 | mult_1065 (twiddle.sv:1065)                        |
|                      | add_1065 (twiddle.sv:1065)                          |
|                      | mult_1065_2 (twiddle.sv:1065)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T6    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T7    | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T6 + T7 (twiddle.sv:1065)                |
==============================================================================

Datapath Report for DP_OP_153J13_124_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_153J13_124_4893 | mult_1064_I2 (twiddle.sv:1064)                     |
|                      | sub_1064_I2 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I2 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T9    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T10   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T9 - T10 (twiddle.sv:1064)               |
==============================================================================

Datapath Report for DP_OP_154J13_125_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_154J13_125_4893 | mult_1065_I2 (twiddle.sv:1065)                     |
|                      | add_1065_I2 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I2 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T12   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T13   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T12 + T13 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_155J13_126_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_155J13_126_4893 | mult_1064_I3 (twiddle.sv:1064)                     |
|                      | sub_1064_I3 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I3 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T15   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T16   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T15 - T16 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_156J13_127_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_156J13_127_4893 | mult_1065_I3 (twiddle.sv:1065)                     |
|                      | add_1065_I3 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I3 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T18   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T19   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T18 + T19 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_157J13_128_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_157J13_128_4893 | mult_1064_I4 (twiddle.sv:1064)                     |
|                      | sub_1064_I4 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I4 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T21   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T22   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T21 - T22 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_158J13_129_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_158J13_129_4893 | mult_1065_I4 (twiddle.sv:1065)                     |
|                      | add_1065_I4 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I4 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T24   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T25   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T24 + T25 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_159J13_130_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_159J13_130_4893 | mult_1064_I5 (twiddle.sv:1064)                     |
|                      | sub_1064_I5 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I5 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T27   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T28   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T27 - T28 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_160J13_131_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_160J13_131_4893 | mult_1065_I5 (twiddle.sv:1065)                     |
|                      | add_1065_I5 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I5 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T30   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T31   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T30 + T31 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_161J13_132_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_161J13_132_4893 | mult_1064_I6 (twiddle.sv:1064)                     |
|                      | sub_1064_I6 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I6 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T33   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T34   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T33 - T34 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_162J13_133_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_162J13_133_4893 | mult_1065_I6 (twiddle.sv:1065)                     |
|                      | add_1065_I6 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I6 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T36   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T37   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T36 + T37 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_163J13_134_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_163J13_134_4893 | mult_1064_I7 (twiddle.sv:1064)                     |
|                      | sub_1064_I7 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I7 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T39   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T40   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T39 - T40 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_164J13_135_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_164J13_135_4893 | mult_1065_I7 (twiddle.sv:1065)                     |
|                      | add_1065_I7 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I7 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T42   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T43   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T42 + T43 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_165J13_136_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_165J13_136_4893 | mult_1064_I8 (twiddle.sv:1064)                     |
|                      | sub_1064_I8 (twiddle.sv:1064)                       |
|                      | mult_1064_2_I8 (twiddle.sv:1064)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T45   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1064)                |
| T46   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1064)                |
| O1    | PO   | Signed   | 23    | T45 - T46 (twiddle.sv:1064)              |
==============================================================================

Datapath Report for DP_OP_166J13_137_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_166J13_137_4893 | mult_1065_I8 (twiddle.sv:1065)                     |
|                      | add_1065_I8 (twiddle.sv:1065)                       |
|                      | mult_1065_2_I8 (twiddle.sv:1065)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T48   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1065)                |
| T49   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1065)                |
| O1    | PO   | Unsigned | 23    | T48 + T49 (twiddle.sv:1065)              |
==============================================================================

Datapath Report for DP_OP_167J13_138_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_167J13_138_4893 | mult_1070 (twiddle.sv:1070)                        |
|                      | sub_1070 (twiddle.sv:1070)                          |
|                      | mult_1070_2 (twiddle.sv:1070)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T51   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T52   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T51 - T52 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_168J13_139_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_168J13_139_4893 | mult_1071 (twiddle.sv:1071)                        |
|                      | add_1071 (twiddle.sv:1071)                          |
|                      | mult_1071_2 (twiddle.sv:1071)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T54   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T55   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T54 + T55 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_169J13_140_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_169J13_140_4893 | mult_1070_I2 (twiddle.sv:1070)                     |
|                      | sub_1070_I2 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I2 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T57   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T58   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T57 - T58 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_170J13_141_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_170J13_141_4893 | mult_1071_I2 (twiddle.sv:1071)                     |
|                      | add_1071_I2 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I2 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T60   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T61   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T60 + T61 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_171J13_142_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_171J13_142_4893 | mult_1070_I3 (twiddle.sv:1070)                     |
|                      | sub_1070_I3 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I3 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T63   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T64   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T63 - T64 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_172J13_143_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_172J13_143_4893 | mult_1071_I3 (twiddle.sv:1071)                     |
|                      | add_1071_I3 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I3 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T66   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T67   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T66 + T67 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_173J13_144_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_173J13_144_4893 | mult_1070_I4 (twiddle.sv:1070)                     |
|                      | sub_1070_I4 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I4 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T69   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T70   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T69 - T70 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_174J13_145_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_174J13_145_4893 | mult_1071_I4 (twiddle.sv:1071)                     |
|                      | add_1071_I4 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I4 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T72   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T73   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T72 + T73 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_175J13_146_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_175J13_146_4893 | mult_1070_I5 (twiddle.sv:1070)                     |
|                      | sub_1070_I5 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I5 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T75   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T76   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T75 - T76 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_176J13_147_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_176J13_147_4893 | mult_1071_I5 (twiddle.sv:1071)                     |
|                      | add_1071_I5 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I5 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T78   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T79   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T78 + T79 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_177J13_148_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_177J13_148_4893 | mult_1070_I6 (twiddle.sv:1070)                     |
|                      | sub_1070_I6 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I6 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T81   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T82   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T81 - T82 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_178J13_149_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_178J13_149_4893 | mult_1071_I6 (twiddle.sv:1071)                     |
|                      | add_1071_I6 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I6 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T84   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T85   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T84 + T85 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_179J13_150_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_179J13_150_4893 | mult_1070_I7 (twiddle.sv:1070)                     |
|                      | sub_1070_I7 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I7 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T87   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T88   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T87 - T88 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_180J13_151_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_180J13_151_4893 | mult_1071_I7 (twiddle.sv:1071)                     |
|                      | add_1071_I7 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I7 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T90   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T91   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T90 + T91 (twiddle.sv:1071)              |
==============================================================================

Datapath Report for DP_OP_181J13_152_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_181J13_152_4893 | mult_1070_I8 (twiddle.sv:1070)                     |
|                      | sub_1070_I8 (twiddle.sv:1070)                       |
|                      | mult_1070_2_I8 (twiddle.sv:1070)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T93   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1070)                |
| T94   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1070)                |
| O1    | PO   | Signed   | 23    | T93 - T94 (twiddle.sv:1070)              |
==============================================================================

Datapath Report for DP_OP_182J13_153_4893
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_182J13_153_4893 | mult_1071_I8 (twiddle.sv:1071)                     |
|                      | add_1071_I8 (twiddle.sv:1071)                       |
|                      | mult_1071_2_I8 (twiddle.sv:1071)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T96   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:1071)                |
| T97   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:1071)                |
| O1    | PO   | Unsigned | 23    | T96 + T97 (twiddle.sv:1071)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| DP_OP_167J13_138_4893                 |                    |                |
|                    | DP_OP_167J13_138_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_168J13_139_4893                 |                    |                |
|                    | DP_OP_168J13_139_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_169J13_140_4893                 |                    |                |
|                    | DP_OP_169J13_140_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_170J13_141_4893                 |                    |                |
|                    | DP_OP_170J13_141_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_171J13_142_4893                 |                    |                |
|                    | DP_OP_171J13_142_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_172J13_143_4893                 |                    |                |
|                    | DP_OP_172J13_143_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_173J13_144_4893                 |                    |                |
|                    | DP_OP_173J13_144_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_174J13_145_4893                 |                    |                |
|                    | DP_OP_174J13_145_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_175J13_146_4893                 |                    |                |
|                    | DP_OP_175J13_146_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_176J13_147_4893                 |                    |                |
|                    | DP_OP_176J13_147_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_177J13_148_4893                 |                    |                |
|                    | DP_OP_177J13_148_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_178J13_149_4893                 |                    |                |
|                    | DP_OP_178J13_149_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_179J13_150_4893                 |                    |                |
|                    | DP_OP_179J13_150_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_180J13_151_4893                 |                    |                |
|                    | DP_OP_180J13_151_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_181J13_152_4893                 |                    |                |
|                    | DP_OP_181J13_152_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_182J13_153_4893                 |                    |                |
|                    | DP_OP_182J13_153_4893 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=13   | add_106_2 (butter_fly.sv:106) |
| add_x_4        | DW01_add       | width=13   | add_107_2 (butter_fly.sv:107) |
| sub_x_5        | DW01_sub       | width=13   | sub_108 (butter_fly.sv:108) |
| sub_x_6        | DW01_sub       | width=13   | sub_109 (butter_fly.sv:109) |
| add_x_7        | DW01_add       | width=13   | add_106_2_I2 (butter_fly.sv:106) |
| add_x_8        | DW01_add       | width=13   | add_107_2_I2 (butter_fly.sv:107) |
| sub_x_9        | DW01_sub       | width=13   | sub_108_I2 (butter_fly.sv:108) |
| sub_x_10       | DW01_sub       | width=13   | sub_109_I2 (butter_fly.sv:109) |
| add_x_11       | DW01_add       | width=13   | add_106_2_I3 (butter_fly.sv:106) |
| add_x_12       | DW01_add       | width=13   | add_107_2_I3 (butter_fly.sv:107) |
| sub_x_13       | DW01_sub       | width=13   | sub_108_I3 (butter_fly.sv:108) |
| sub_x_14       | DW01_sub       | width=13   | sub_109_I3 (butter_fly.sv:109) |
| add_x_15       | DW01_add       | width=13   | add_106_2_I4 (butter_fly.sv:106) |
| add_x_16       | DW01_add       | width=13   | add_107_2_I4 (butter_fly.sv:107) |
| sub_x_17       | DW01_sub       | width=13   | sub_108_I4 (butter_fly.sv:108) |
| sub_x_18       | DW01_sub       | width=13   | sub_109_I4 (butter_fly.sv:109) |
| add_x_19       | DW01_add       | width=13   | add_106_2_I5 (butter_fly.sv:106) |
| add_x_20       | DW01_add       | width=13   | add_107_2_I5 (butter_fly.sv:107) |
| sub_x_21       | DW01_sub       | width=13   | sub_108_I5 (butter_fly.sv:108) |
| sub_x_22       | DW01_sub       | width=13   | sub_109_I5 (butter_fly.sv:109) |
| add_x_23       | DW01_add       | width=13   | add_106_2_I6 (butter_fly.sv:106) |
| add_x_24       | DW01_add       | width=13   | add_107_2_I6 (butter_fly.sv:107) |
| sub_x_25       | DW01_sub       | width=13   | sub_108_I6 (butter_fly.sv:108) |
| sub_x_26       | DW01_sub       | width=13   | sub_109_I6 (butter_fly.sv:109) |
| add_x_27       | DW01_add       | width=13   | add_106_2_I7 (butter_fly.sv:106) |
| add_x_28       | DW01_add       | width=13   | add_107_2_I7 (butter_fly.sv:107) |
| sub_x_29       | DW01_sub       | width=13   | sub_108_I7 (butter_fly.sv:108) |
| sub_x_30       | DW01_sub       | width=13   | sub_109_I7 (butter_fly.sv:109) |
| add_x_31       | DW01_add       | width=13   | add_106_2_I8 (butter_fly.sv:106) |
| add_x_32       | DW01_add       | width=13   | add_107_2_I8 (butter_fly.sv:107) |
| sub_x_33       | DW01_sub       | width=13   | sub_108_I8 (butter_fly.sv:108) |
| sub_x_34       | DW01_sub       | width=13   | sub_109_I8 (butter_fly.sv:109) |
| add_x_35       | DW01_add       | width=13   | add_106_2_I9 (butter_fly.sv:106) |
| add_x_36       | DW01_add       | width=13   | add_107_2_I9 (butter_fly.sv:107) |
| sub_x_37       | DW01_sub       | width=13   | sub_108_I9 (butter_fly.sv:108) |
| sub_x_38       | DW01_sub       | width=13   | sub_109_I9 (butter_fly.sv:109) |
| add_x_39       | DW01_add       | width=13   | add_106_2_I10 (butter_fly.sv:106) |
| add_x_40       | DW01_add       | width=13   | add_107_2_I10 (butter_fly.sv:107) |
| sub_x_41       | DW01_sub       | width=13   | sub_108_I10 (butter_fly.sv:108) |
| sub_x_42       | DW01_sub       | width=13   | sub_109_I10 (butter_fly.sv:109) |
| add_x_43       | DW01_add       | width=13   | add_106_2_I11 (butter_fly.sv:106) |
| add_x_44       | DW01_add       | width=13   | add_107_2_I11 (butter_fly.sv:107) |
| sub_x_45       | DW01_sub       | width=13   | sub_108_I11 (butter_fly.sv:108) |
| sub_x_46       | DW01_sub       | width=13   | sub_109_I11 (butter_fly.sv:109) |
| add_x_47       | DW01_add       | width=13   | add_106_2_I12 (butter_fly.sv:106) |
| add_x_48       | DW01_add       | width=13   | add_107_2_I12 (butter_fly.sv:107) |
| sub_x_49       | DW01_sub       | width=13   | sub_108_I12 (butter_fly.sv:108) |
| sub_x_50       | DW01_sub       | width=13   | sub_109_I12 (butter_fly.sv:109) |
| add_x_51       | DW01_add       | width=13   | add_106_2_I13 (butter_fly.sv:106) |
| add_x_52       | DW01_add       | width=13   | add_107_2_I13 (butter_fly.sv:107) |
| sub_x_53       | DW01_sub       | width=13   | sub_108_I13 (butter_fly.sv:108) |
| sub_x_54       | DW01_sub       | width=13   | sub_109_I13 (butter_fly.sv:109) |
| add_x_55       | DW01_add       | width=13   | add_106_2_I14 (butter_fly.sv:106) |
| add_x_56       | DW01_add       | width=13   | add_107_2_I14 (butter_fly.sv:107) |
| sub_x_57       | DW01_sub       | width=13   | sub_108_I14 (butter_fly.sv:108) |
| sub_x_58       | DW01_sub       | width=13   | sub_109_I14 (butter_fly.sv:109) |
| add_x_59       | DW01_add       | width=13   | add_106_2_I15 (butter_fly.sv:106) |
| add_x_60       | DW01_add       | width=13   | add_107_2_I15 (butter_fly.sv:107) |
| sub_x_61       | DW01_sub       | width=13   | sub_108_I15 (butter_fly.sv:108) |
| sub_x_62       | DW01_sub       | width=13   | sub_109_I15 (butter_fly.sv:109) |
| add_x_63       | DW01_add       | width=13   | add_106_2_I16 (butter_fly.sv:106) |
| add_x_64       | DW01_add       | width=13   | add_107_2_I16 (butter_fly.sv:107) |
| sub_x_65       | DW01_sub       | width=13   | sub_108_I16 (butter_fly.sv:108) |
| sub_x_66       | DW01_sub       | width=13   | sub_109_I16 (butter_fly.sv:109) |
| add_x_68       | DW01_inc       | width=6    | add_167 (butter_fly.sv:167) |
| add_x_2        | DW01_add       | width=10   | add_111 (butter_fly.sv:111) |
                |                |            | add_136 (butter_fly.sv:136) |
                |                |            | add_90 (butter_fly.sv:90)  |
| add_x_1        | DW01_add       | width=5    | add_135 (butter_fly.sv:135) |
                |                |            | add_160_S2 (butter_fly.sv:160) |
             |                |            | add_88 (butter_fly.sv:88)  |
| add_x_67       | DW01_add       | width=5    | add_123 (butter_fly.sv:123) |
                |                |            | add_158 (butter_fly.sv:158) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_68           | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_1_0_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=2    | add_982 (twiddle.sv:982)   |
| sub_x_2        | DW01_sub       | width=12   | sub_987 (twiddle.sv:987)   |
| sub_x_3        | DW01_sub       | width=12   | sub_987_I2 (twiddle.sv:987) |
| sub_x_4        | DW01_sub       | width=12   | sub_987_I3 (twiddle.sv:987) |
| sub_x_5        | DW01_sub       | width=12   | sub_987_I4 (twiddle.sv:987) |
| sub_x_6        | DW01_sub       | width=12   | sub_987_I5 (twiddle.sv:987) |
| sub_x_7        | DW01_sub       | width=12   | sub_987_I6 (twiddle.sv:987) |
| sub_x_8        | DW01_sub       | width=12   | sub_987_I7 (twiddle.sv:987) |
| sub_x_9        | DW01_sub       | width=12   | sub_987_I8 (twiddle.sv:987) |
| sub_x_10       | DW01_sub       | width=12   | sub_987_I9 (twiddle.sv:987) |
| sub_x_11       | DW01_sub       | width=12   | sub_987_I10 (twiddle.sv:987) |
| sub_x_12       | DW01_sub       | width=12   | sub_987_I11 (twiddle.sv:987) |
| sub_x_13       | DW01_sub       | width=12   | sub_987_I12 (twiddle.sv:987) |
| sub_x_14       | DW01_sub       | width=12   | sub_987_I13 (twiddle.sv:987) |
| sub_x_15       | DW01_sub       | width=12   | sub_987_I14 (twiddle.sv:987) |
| sub_x_16       | DW01_sub       | width=12   | sub_987_I15 (twiddle.sv:987) |
| sub_x_17       | DW01_sub       | width=12   | sub_987_I16 (twiddle.sv:987) |
| add_x_18       | DW01_inc       | width=4    | add_991 (twiddle.sv:991)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| add_x_18           | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_4        | DW01_add       | width=12   | add_106_2 (butter_fly.sv:106) |
| add_x_5        | DW01_add       | width=12   | add_107_2 (butter_fly.sv:107) |
| sub_x_6        | DW01_sub       | width=12   | sub_108 (butter_fly.sv:108) |
| sub_x_7        | DW01_sub       | width=12   | sub_109 (butter_fly.sv:109) |
| add_x_8        | DW01_add       | width=12   | add_106_2_I2 (butter_fly.sv:106) |
| add_x_9        | DW01_add       | width=12   | add_107_2_I2 (butter_fly.sv:107) |
| sub_x_10       | DW01_sub       | width=12   | sub_108_I2 (butter_fly.sv:108) |
| sub_x_11       | DW01_sub       | width=12   | sub_109_I2 (butter_fly.sv:109) |
| add_x_12       | DW01_add       | width=12   | add_106_2_I3 (butter_fly.sv:106) |
| add_x_13       | DW01_add       | width=12   | add_107_2_I3 (butter_fly.sv:107) |
| sub_x_14       | DW01_sub       | width=12   | sub_108_I3 (butter_fly.sv:108) |
| sub_x_15       | DW01_sub       | width=12   | sub_109_I3 (butter_fly.sv:109) |
| add_x_16       | DW01_add       | width=12   | add_106_2_I4 (butter_fly.sv:106) |
| add_x_17       | DW01_add       | width=12   | add_107_2_I4 (butter_fly.sv:107) |
| sub_x_18       | DW01_sub       | width=12   | sub_108_I4 (butter_fly.sv:108) |
| sub_x_19       | DW01_sub       | width=12   | sub_109_I4 (butter_fly.sv:109) |
| add_x_20       | DW01_add       | width=12   | add_106_2_I5 (butter_fly.sv:106) |
| add_x_21       | DW01_add       | width=12   | add_107_2_I5 (butter_fly.sv:107) |
| sub_x_22       | DW01_sub       | width=12   | sub_108_I5 (butter_fly.sv:108) |
| sub_x_23       | DW01_sub       | width=12   | sub_109_I5 (butter_fly.sv:109) |
| add_x_24       | DW01_add       | width=12   | add_106_2_I6 (butter_fly.sv:106) |
| add_x_25       | DW01_add       | width=12   | add_107_2_I6 (butter_fly.sv:107) |
| sub_x_26       | DW01_sub       | width=12   | sub_108_I6 (butter_fly.sv:108) |
| sub_x_27       | DW01_sub       | width=12   | sub_109_I6 (butter_fly.sv:109) |
| add_x_28       | DW01_add       | width=12   | add_106_2_I7 (butter_fly.sv:106) |
| add_x_29       | DW01_add       | width=12   | add_107_2_I7 (butter_fly.sv:107) |
| sub_x_30       | DW01_sub       | width=12   | sub_108_I7 (butter_fly.sv:108) |
| sub_x_31       | DW01_sub       | width=12   | sub_109_I7 (butter_fly.sv:109) |
| add_x_32       | DW01_add       | width=12   | add_106_2_I8 (butter_fly.sv:106) |
| add_x_33       | DW01_add       | width=12   | add_107_2_I8 (butter_fly.sv:107) |
| sub_x_34       | DW01_sub       | width=12   | sub_108_I8 (butter_fly.sv:108) |
| sub_x_35       | DW01_sub       | width=12   | sub_109_I8 (butter_fly.sv:109) |
| add_x_36       | DW01_add       | width=12   | add_106_2_I9 (butter_fly.sv:106) |
| add_x_37       | DW01_add       | width=12   | add_107_2_I9 (butter_fly.sv:107) |
| sub_x_38       | DW01_sub       | width=12   | sub_108_I9 (butter_fly.sv:108) |
| sub_x_39       | DW01_sub       | width=12   | sub_109_I9 (butter_fly.sv:109) |
| add_x_40       | DW01_add       | width=12   | add_106_2_I10 (butter_fly.sv:106) |
| add_x_41       | DW01_add       | width=12   | add_107_2_I10 (butter_fly.sv:107) |
| sub_x_42       | DW01_sub       | width=12   | sub_108_I10 (butter_fly.sv:108) |
| sub_x_43       | DW01_sub       | width=12   | sub_109_I10 (butter_fly.sv:109) |
| add_x_44       | DW01_add       | width=12   | add_106_2_I11 (butter_fly.sv:106) |
| add_x_45       | DW01_add       | width=12   | add_107_2_I11 (butter_fly.sv:107) |
| sub_x_46       | DW01_sub       | width=12   | sub_108_I11 (butter_fly.sv:108) |
| sub_x_47       | DW01_sub       | width=12   | sub_109_I11 (butter_fly.sv:109) |
| add_x_48       | DW01_add       | width=12   | add_106_2_I12 (butter_fly.sv:106) |
| add_x_49       | DW01_add       | width=12   | add_107_2_I12 (butter_fly.sv:107) |
| sub_x_50       | DW01_sub       | width=12   | sub_108_I12 (butter_fly.sv:108) |
| sub_x_51       | DW01_sub       | width=12   | sub_109_I12 (butter_fly.sv:109) |
| add_x_52       | DW01_add       | width=12   | add_106_2_I13 (butter_fly.sv:106) |
| add_x_53       | DW01_add       | width=12   | add_107_2_I13 (butter_fly.sv:107) |
| sub_x_54       | DW01_sub       | width=12   | sub_108_I13 (butter_fly.sv:108) |
| sub_x_55       | DW01_sub       | width=12   | sub_109_I13 (butter_fly.sv:109) |
| add_x_56       | DW01_add       | width=12   | add_106_2_I14 (butter_fly.sv:106) |
| add_x_57       | DW01_add       | width=12   | add_107_2_I14 (butter_fly.sv:107) |
| sub_x_58       | DW01_sub       | width=12   | sub_108_I14 (butter_fly.sv:108) |
| sub_x_59       | DW01_sub       | width=12   | sub_109_I14 (butter_fly.sv:109) |
| add_x_60       | DW01_add       | width=12   | add_106_2_I15 (butter_fly.sv:106) |
| add_x_61       | DW01_add       | width=12   | add_107_2_I15 (butter_fly.sv:107) |
| sub_x_62       | DW01_sub       | width=12   | sub_108_I15 (butter_fly.sv:108) |
| sub_x_63       | DW01_sub       | width=12   | sub_109_I15 (butter_fly.sv:109) |
| add_x_64       | DW01_add       | width=12   | add_106_2_I16 (butter_fly.sv:106) |
| add_x_65       | DW01_add       | width=12   | add_107_2_I16 (butter_fly.sv:107) |
| sub_x_66       | DW01_sub       | width=12   | sub_108_I16 (butter_fly.sv:108) |
| sub_x_67       | DW01_sub       | width=12   | sub_109_I16 (butter_fly.sv:109) |
| add_x_69       | DW01_inc       | width=6    | add_167 (butter_fly.sv:167) |
| add_x_3        | DW01_add       | width=10   | add_111 (butter_fly.sv:111) |
                |                |            | add_136 (butter_fly.sv:136) |
                |                |            | add_90 (butter_fly.sv:90)  |
| add_x_1        | DW01_add       | width=6    | add_135 (butter_fly.sv:135) |
                |                |            | add_160_S2 (butter_fly.sv:160) |
             |                |            | add_88 (butter_fly.sv:88)  |
| add_x_2        | DW01_inc       | width=2    | add_124 (butter_fly.sv:124) |
                |                |            | add_159 (butter_fly.sv:159) |
                |                |            | add_89 (butter_fly.sv:89)  |
| add_x_68       | DW01_add       | width=6    | add_123 (butter_fly.sv:123) |
                |                |            | add_158 (butter_fly.sv:158) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_module0
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_16       | DW01_inc       | width=3    | add_552 (cbfp.sv:552)      |
| add_x_17       | DW01_inc       | width=2    | add_555 (cbfp.sv:555)      |
| lt_x_24055     | DW_cmp         | width=5    | lt_477_C597 (cbfp.sv:477)  |
| lt_x_24056     | DW_cmp         | width=5    | lt_477_I2_C597 (cbfp.sv:477) |
| lt_x_24057     | DW_cmp         | width=5    | lt_477_I3_C597 (cbfp.sv:477) |
| lt_x_24058     | DW_cmp         | width=5    | lt_477_I4_C597 (cbfp.sv:477) |
| lt_x_24059     | DW_cmp         | width=5    | lt_477_I5_C597 (cbfp.sv:477) |
| lt_x_24060     | DW_cmp         | width=5    | lt_477_I6_C597 (cbfp.sv:477) |
| lt_x_24061     | DW_cmp         | width=5    | lt_477_I7_C597 (cbfp.sv:477) |
| lt_x_24062     | DW_cmp         | width=5    | lt_477_I8_C597 (cbfp.sv:477) |
| lt_x_24063     | DW_cmp         | width=5    | lt_481_C597 (cbfp.sv:481)  |
| lt_x_24064     | DW_cmp         | width=5    | lt_481_I2_C597 (cbfp.sv:481) |
| lt_x_24065     | DW_cmp         | width=5    | lt_481_I3_C597 (cbfp.sv:481) |
| lt_x_24066     | DW_cmp         | width=5    | lt_481_I4_C597 (cbfp.sv:481) |
| lt_x_24067     | DW_cmp         | width=5    | lt_485_C597 (cbfp.sv:485)  |
| lt_x_24068     | DW_cmp         | width=5    | lt_485_I2_C597 (cbfp.sv:485) |
| lt_x_24069     | DW_cmp         | width=5    | lt_488_C597 (cbfp.sv:488)  |
| lt_x_24070     | DW_cmp         | width=5    | lt_477_C598 (cbfp.sv:477)  |
| lt_x_24071     | DW_cmp         | width=5    | lt_477_I2_C598 (cbfp.sv:477) |
| lt_x_24072     | DW_cmp         | width=5    | lt_477_I3_C598 (cbfp.sv:477) |
| lt_x_24073     | DW_cmp         | width=5    | lt_477_I4_C598 (cbfp.sv:477) |
| lt_x_24074     | DW_cmp         | width=5    | lt_477_I5_C598 (cbfp.sv:477) |
| lt_x_24075     | DW_cmp         | width=5    | lt_477_I6_C598 (cbfp.sv:477) |
| lt_x_24076     | DW_cmp         | width=5    | lt_477_I7_C598 (cbfp.sv:477) |
| lt_x_24077     | DW_cmp         | width=5    | lt_477_I8_C598 (cbfp.sv:477) |
| lt_x_24078     | DW_cmp         | width=5    | lt_481_C598 (cbfp.sv:481)  |
| lt_x_24079     | DW_cmp         | width=5    | lt_481_I2_C598 (cbfp.sv:481) |
| lt_x_24080     | DW_cmp         | width=5    | lt_481_I3_C598 (cbfp.sv:481) |
| lt_x_24081     | DW_cmp         | width=5    | lt_481_I4_C598 (cbfp.sv:481) |
| lt_x_24082     | DW_cmp         | width=5    | lt_485_C598 (cbfp.sv:485)  |
| lt_x_24083     | DW_cmp         | width=5    | lt_485_I2_C598 (cbfp.sv:485) |
| lt_x_24084     | DW_cmp         | width=5    | lt_488_C598 (cbfp.sv:488)  |
| lt_x_24117     | DW_cmp         | width=5    | lt_501_C658 (cbfp.sv:501)  |
| lt_x_24118     | DW_cmp         | width=5    | lt_502_C658 (cbfp.sv:502)  |
| lt_x_24119     | DW_cmp         | width=5    | lt_503_C658 (cbfp.sv:503)  |
| lt_x_24120     | DW_cmp         | width=5    | lt_501_C659 (cbfp.sv:501)  |
| lt_x_24121     | DW_cmp         | width=5    | lt_502_C659 (cbfp.sv:502)  |
| lt_x_24122     | DW_cmp         | width=5    | lt_503_C659 (cbfp.sv:503)  |
| lte_x_24123    | DW_cmp         | width=5    | lte_662 (cbfp.sv:662)      |
| lt_x_24124     | DW_cmp         | width=5    | lt_501_C658_I2 (cbfp.sv:501) |
| lt_x_24125     | DW_cmp         | width=5    | lt_502_C658_I2 (cbfp.sv:502) |
| lt_x_24126     | DW_cmp         | width=5    | lt_503_C658_I2 (cbfp.sv:503) |
| lt_x_24127     | DW_cmp         | width=5    | lt_501_C659_I2 (cbfp.sv:501) |
| lt_x_24128     | DW_cmp         | width=5    | lt_502_C659_I2 (cbfp.sv:502) |
| lt_x_24129     | DW_cmp         | width=5    | lt_503_C659_I2 (cbfp.sv:503) |
| lte_x_24130    | DW_cmp         | width=5    | lte_662_I2 (cbfp.sv:662)   |
| lt_x_24131     | DW_cmp         | width=5    | lt_501_C658_I3 (cbfp.sv:501) |
| lt_x_24132     | DW_cmp         | width=5    | lt_502_C658_I3 (cbfp.sv:502) |
| lt_x_24133     | DW_cmp         | width=5    | lt_503_C658_I3 (cbfp.sv:503) |
| lt_x_24134     | DW_cmp         | width=5    | lt_501_C659_I3 (cbfp.sv:501) |
| lt_x_24135     | DW_cmp         | width=5    | lt_502_C659_I3 (cbfp.sv:502) |
| lt_x_24136     | DW_cmp         | width=5    | lt_503_C659_I3 (cbfp.sv:503) |
| lte_x_24137    | DW_cmp         | width=5    | lte_662_I3 (cbfp.sv:662)   |
| lt_x_24138     | DW_cmp         | width=5    | lt_501_C658_I4 (cbfp.sv:501) |
| lt_x_24139     | DW_cmp         | width=5    | lt_502_C658_I4 (cbfp.sv:502) |
| lt_x_24140     | DW_cmp         | width=5    | lt_503_C658_I4 (cbfp.sv:503) |
| lt_x_24141     | DW_cmp         | width=5    | lt_501_C659_I4 (cbfp.sv:501) |
| lt_x_24142     | DW_cmp         | width=5    | lt_502_C659_I4 (cbfp.sv:502) |
| lt_x_24143     | DW_cmp         | width=5    | lt_503_C659_I4 (cbfp.sv:503) |
| lte_x_24144    | DW_cmp         | width=5    | lte_662_I4 (cbfp.sv:662)   |
| lt_x_24145     | DW_cmp         | width=5    | lt_501_C658_I5 (cbfp.sv:501) |
| lt_x_24146     | DW_cmp         | width=5    | lt_502_C658_I5 (cbfp.sv:502) |
| lt_x_24147     | DW_cmp         | width=5    | lt_503_C658_I5 (cbfp.sv:503) |
| lt_x_24148     | DW_cmp         | width=5    | lt_501_C659_I5 (cbfp.sv:501) |
| lt_x_24149     | DW_cmp         | width=5    | lt_502_C659_I5 (cbfp.sv:502) |
| lt_x_24150     | DW_cmp         | width=5    | lt_503_C659_I5 (cbfp.sv:503) |
| lte_x_24151    | DW_cmp         | width=5    | lte_662_I5 (cbfp.sv:662)   |
| lt_x_24152     | DW_cmp         | width=5    | lt_501_C658_I6 (cbfp.sv:501) |
| lt_x_24153     | DW_cmp         | width=5    | lt_502_C658_I6 (cbfp.sv:502) |
| lt_x_24154     | DW_cmp         | width=5    | lt_503_C658_I6 (cbfp.sv:503) |
| lt_x_24155     | DW_cmp         | width=5    | lt_501_C659_I6 (cbfp.sv:501) |
| lt_x_24156     | DW_cmp         | width=5    | lt_502_C659_I6 (cbfp.sv:502) |
| lt_x_24157     | DW_cmp         | width=5    | lt_503_C659_I6 (cbfp.sv:503) |
| lte_x_24158    | DW_cmp         | width=5    | lte_662_I6 (cbfp.sv:662)   |
| lt_x_24159     | DW_cmp         | width=5    | lt_501_C658_I7 (cbfp.sv:501) |
| lt_x_24160     | DW_cmp         | width=5    | lt_502_C658_I7 (cbfp.sv:502) |
| lt_x_24161     | DW_cmp         | width=5    | lt_503_C658_I7 (cbfp.sv:503) |
| lt_x_24162     | DW_cmp         | width=5    | lt_501_C659_I7 (cbfp.sv:501) |
| lt_x_24163     | DW_cmp         | width=5    | lt_502_C659_I7 (cbfp.sv:502) |
| lt_x_24164     | DW_cmp         | width=5    | lt_503_C659_I7 (cbfp.sv:503) |
| lte_x_24165    | DW_cmp         | width=5    | lte_662_I7 (cbfp.sv:662)   |
| lt_x_24166     | DW_cmp         | width=5    | lt_501_C658_I8 (cbfp.sv:501) |
| lt_x_24167     | DW_cmp         | width=5    | lt_502_C658_I8 (cbfp.sv:502) |
| lt_x_24168     | DW_cmp         | width=5    | lt_503_C658_I8 (cbfp.sv:503) |
| lt_x_24169     | DW_cmp         | width=5    | lt_501_C659_I8 (cbfp.sv:501) |
| lt_x_24170     | DW_cmp         | width=5    | lt_502_C659_I8 (cbfp.sv:502) |
| lt_x_24171     | DW_cmp         | width=5    | lt_503_C659_I8 (cbfp.sv:503) |
| lte_x_24172    | DW_cmp         | width=5    | lte_662_I8 (cbfp.sv:662)   |
| lt_x_24229     | DW_cmp         | width=6    | lt_717 (cbfp.sv:717)       |
| add_x_24230    | DW01_inc       | width=6    | add_718 (cbfp.sv:718)      |
| lt_x_24231     | DW_cmp         | width=6    | lt_727 (cbfp.sv:727)       |
| add_x_24232    | DW01_inc       | width=6    | add_729 (cbfp.sv:729)      |
| sub_x_24233    | DW01_sub       | width=6    | sub_519_C735 (cbfp.sv:519) |
| ash_24234      | DW_leftsh      | A_width=11 | sla_519_C735 (cbfp.sv:519) |
|                |                | SH_width=32 |                           |
| ashr_24236     | DW_rightsh     | A_width=24 | sra_522_C735 (cbfp.sv:522) |
|                |                | SH_width=32 |                           |
| sub_x_24237    | DW01_sub       | width=6    | sub_519_C739 (cbfp.sv:519) |
| ash_24238      | DW_leftsh      | A_width=11 | sla_519_C739 (cbfp.sv:519) |
|                |                | SH_width=32 |                           |
| ashr_24239     | DW_rightsh     | A_width=24 | sra_522_C739 (cbfp.sv:522) |
|                |                | SH_width=32 |                           |
| sub_x_24241    | DW01_sub       | width=6    | sub_519_C735_I2 (cbfp.sv:519) |
| ash_24242      | DW_leftsh      | A_width=11 | sla_519_C735_I2 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24243     | DW_rightsh     | A_width=24 | sra_522_C735_I2 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24244    | DW01_sub       | width=6    | sub_519_C739_I2 (cbfp.sv:519) |
| ash_24245      | DW_leftsh      | A_width=11 | sla_519_C739_I2 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24246     | DW_rightsh     | A_width=24 | sra_522_C739_I2 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24248    | DW01_sub       | width=6    | sub_519_C735_I3 (cbfp.sv:519) |
| ash_24249      | DW_leftsh      | A_width=11 | sla_519_C735_I3 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24250     | DW_rightsh     | A_width=24 | sra_522_C735_I3 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24251    | DW01_sub       | width=6    | sub_519_C739_I3 (cbfp.sv:519) |
| ash_24252      | DW_leftsh      | A_width=11 | sla_519_C739_I3 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24253     | DW_rightsh     | A_width=24 | sra_522_C739_I3 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24255    | DW01_sub       | width=6    | sub_519_C735_I4 (cbfp.sv:519) |
| ash_24256      | DW_leftsh      | A_width=11 | sla_519_C735_I4 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24257     | DW_rightsh     | A_width=24 | sra_522_C735_I4 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24258    | DW01_sub       | width=6    | sub_519_C739_I4 (cbfp.sv:519) |
| ash_24259      | DW_leftsh      | A_width=11 | sla_519_C739_I4 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24260     | DW_rightsh     | A_width=24 | sra_522_C739_I4 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24262    | DW01_sub       | width=6    | sub_519_C735_I5 (cbfp.sv:519) |
| ash_24263      | DW_leftsh      | A_width=11 | sla_519_C735_I5 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24264     | DW_rightsh     | A_width=24 | sra_522_C735_I5 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24265    | DW01_sub       | width=6    | sub_519_C739_I5 (cbfp.sv:519) |
| ash_24266      | DW_leftsh      | A_width=11 | sla_519_C739_I5 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24267     | DW_rightsh     | A_width=24 | sra_522_C739_I5 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24269    | DW01_sub       | width=6    | sub_519_C735_I6 (cbfp.sv:519) |
| ash_24270      | DW_leftsh      | A_width=11 | sla_519_C735_I6 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24271     | DW_rightsh     | A_width=24 | sra_522_C735_I6 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24272    | DW01_sub       | width=6    | sub_519_C739_I6 (cbfp.sv:519) |
| ash_24273      | DW_leftsh      | A_width=11 | sla_519_C739_I6 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24274     | DW_rightsh     | A_width=24 | sra_522_C739_I6 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24276    | DW01_sub       | width=6    | sub_519_C735_I7 (cbfp.sv:519) |
| ash_24277      | DW_leftsh      | A_width=11 | sla_519_C735_I7 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24278     | DW_rightsh     | A_width=24 | sra_522_C735_I7 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24279    | DW01_sub       | width=6    | sub_519_C739_I7 (cbfp.sv:519) |
| ash_24280      | DW_leftsh      | A_width=11 | sla_519_C739_I7 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24281     | DW_rightsh     | A_width=24 | sra_522_C739_I7 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24283    | DW01_sub       | width=6    | sub_519_C735_I8 (cbfp.sv:519) |
| ash_24284      | DW_leftsh      | A_width=11 | sla_519_C735_I8 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24285     | DW_rightsh     | A_width=24 | sra_522_C735_I8 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24286    | DW01_sub       | width=6    | sub_519_C739_I8 (cbfp.sv:519) |
| ash_24287      | DW_leftsh      | A_width=11 | sla_519_C739_I8 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24288     | DW_rightsh     | A_width=24 | sra_522_C739_I8 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24290    | DW01_sub       | width=6    | sub_519_C735_I9 (cbfp.sv:519) |
| ash_24291      | DW_leftsh      | A_width=11 | sla_519_C735_I9 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24292     | DW_rightsh     | A_width=24 | sra_522_C735_I9 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24293    | DW01_sub       | width=6    | sub_519_C739_I9 (cbfp.sv:519) |
| ash_24294      | DW_leftsh      | A_width=11 | sla_519_C739_I9 (cbfp.sv:519) |
              |                | SH_width=32 |                           |
| ashr_24295     | DW_rightsh     | A_width=24 | sra_522_C739_I9 (cbfp.sv:522) |
              |                | SH_width=32 |                           |
| sub_x_24297    | DW01_sub       | width=6    | sub_519_C735_I10 (cbfp.sv:519) |
| ash_24298      | DW_leftsh      | A_width=11 | sla_519_C735_I10 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24299     | DW_rightsh     | A_width=24 | sra_522_C735_I10 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24300    | DW01_sub       | width=6    | sub_519_C739_I10 (cbfp.sv:519) |
| ash_24301      | DW_leftsh      | A_width=11 | sla_519_C739_I10 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24302     | DW_rightsh     | A_width=24 | sra_522_C739_I10 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24304    | DW01_sub       | width=6    | sub_519_C735_I11 (cbfp.sv:519) |
| ash_24305      | DW_leftsh      | A_width=11 | sla_519_C735_I11 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24306     | DW_rightsh     | A_width=24 | sra_522_C735_I11 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24307    | DW01_sub       | width=6    | sub_519_C739_I11 (cbfp.sv:519) |
| ash_24308      | DW_leftsh      | A_width=11 | sla_519_C739_I11 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24309     | DW_rightsh     | A_width=24 | sra_522_C739_I11 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24311    | DW01_sub       | width=6    | sub_519_C735_I12 (cbfp.sv:519) |
| ash_24312      | DW_leftsh      | A_width=11 | sla_519_C735_I12 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24313     | DW_rightsh     | A_width=24 | sra_522_C735_I12 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24314    | DW01_sub       | width=6    | sub_519_C739_I12 (cbfp.sv:519) |
| ash_24315      | DW_leftsh      | A_width=11 | sla_519_C739_I12 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24316     | DW_rightsh     | A_width=24 | sra_522_C739_I12 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24318    | DW01_sub       | width=6    | sub_519_C735_I13 (cbfp.sv:519) |
| ash_24319      | DW_leftsh      | A_width=11 | sla_519_C735_I13 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24320     | DW_rightsh     | A_width=24 | sra_522_C735_I13 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24321    | DW01_sub       | width=6    | sub_519_C739_I13 (cbfp.sv:519) |
| ash_24322      | DW_leftsh      | A_width=11 | sla_519_C739_I13 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24323     | DW_rightsh     | A_width=24 | sra_522_C739_I13 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24325    | DW01_sub       | width=6    | sub_519_C735_I14 (cbfp.sv:519) |
| ash_24326      | DW_leftsh      | A_width=11 | sla_519_C735_I14 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24327     | DW_rightsh     | A_width=24 | sra_522_C735_I14 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24328    | DW01_sub       | width=6    | sub_519_C739_I14 (cbfp.sv:519) |
| ash_24329      | DW_leftsh      | A_width=11 | sla_519_C739_I14 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24330     | DW_rightsh     | A_width=24 | sra_522_C739_I14 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24332    | DW01_sub       | width=6    | sub_519_C735_I15 (cbfp.sv:519) |
| ash_24333      | DW_leftsh      | A_width=11 | sla_519_C735_I15 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24334     | DW_rightsh     | A_width=24 | sra_522_C735_I15 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24335    | DW01_sub       | width=6    | sub_519_C739_I15 (cbfp.sv:519) |
| ash_24336      | DW_leftsh      | A_width=11 | sla_519_C739_I15 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24337     | DW_rightsh     | A_width=24 | sra_522_C739_I15 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24339    | DW01_sub       | width=6    | sub_519_C735_I16 (cbfp.sv:519) |
| ash_24340      | DW_leftsh      | A_width=11 | sla_519_C735_I16 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24341     | DW_rightsh     | A_width=24 | sra_522_C735_I16 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| sub_x_24342    | DW01_sub       | width=6    | sub_519_C739_I16 (cbfp.sv:519) |
| ash_24343      | DW_leftsh      | A_width=11 | sla_519_C739_I16 (cbfp.sv:519) |
             |                | SH_width=32 |                           |
| ashr_24344     | DW_rightsh     | A_width=24 | sra_522_C739_I16 (cbfp.sv:522) |
             |                | SH_width=32 |                           |
| add_x_24345    | DW01_inc       | width=3    | add_754 (cbfp.sv:754)      |
| add_x_24346    | DW01_inc       | width=2    | add_757 (cbfp.sv:757)      |
| gte_x_24347    | DW_cmp         | width=6    | gte_761 (cbfp.sv:761)      |
| gt_x_24391     | DW_cmp         | width=5    | gt_517_C735 (cbfp.sv:517)  |
|                |                |            | gt_517_C735_I10 (cbfp.sv:517) |
              |                |            | gt_517_C735_I11 (cbfp.sv:517) |
              |                |            | gt_517_C735_I12 (cbfp.sv:517) |
              |                |            | gt_517_C735_I13 (cbfp.sv:517) |
              |                |            | gt_517_C735_I14 (cbfp.sv:517) |
              |                |            | gt_517_C735_I15 (cbfp.sv:517) |
              |                |            | gt_517_C735_I16 (cbfp.sv:517) |
              |                |            | gt_517_C735_I2 (cbfp.sv:517) |
               |                |            | gt_517_C735_I3 (cbfp.sv:517) |
               |                |            | gt_517_C735_I4 (cbfp.sv:517) |
               |                |            | gt_517_C735_I5 (cbfp.sv:517) |
               |                |            | gt_517_C735_I6 (cbfp.sv:517) |
               |                |            | gt_517_C735_I7 (cbfp.sv:517) |
               |                |            | gt_517_C735_I8 (cbfp.sv:517) |
               |                |            | gt_517_C735_I9 (cbfp.sv:517) |
               |                |            | gt_517_C739 (cbfp.sv:517)  |
|                |                |            | gt_517_C739_I10 (cbfp.sv:517) |
              |                |            | gt_517_C739_I11 (cbfp.sv:517) |
              |                |            | gt_517_C739_I12 (cbfp.sv:517) |
              |                |            | gt_517_C739_I13 (cbfp.sv:517) |
              |                |            | gt_517_C739_I14 (cbfp.sv:517) |
              |                |            | gt_517_C739_I15 (cbfp.sv:517) |
              |                |            | gt_517_C739_I16 (cbfp.sv:517) |
              |                |            | gt_517_C739_I2 (cbfp.sv:517) |
               |                |            | gt_517_C739_I3 (cbfp.sv:517) |
               |                |            | gt_517_C739_I4 (cbfp.sv:517) |
               |                |            | gt_517_C739_I5 (cbfp.sv:517) |
               |                |            | gt_517_C739_I6 (cbfp.sv:517) |
               |                |            | gt_517_C739_I7 (cbfp.sv:517) |
               |                |            | gt_517_C739_I8 (cbfp.sv:517) |
               |                |            | gt_517_C739_I9 (cbfp.sv:517) |
| sub_x_24235    | DW01_sub       | width=6    | sub_522_C735 (cbfp.sv:522) |
|                |                |            | sub_522_C735_I10 (cbfp.sv:522) |
             |                |            | sub_522_C735_I11 (cbfp.sv:522) |
             |                |            | sub_522_C735_I12 (cbfp.sv:522) |
             |                |            | sub_522_C735_I13 (cbfp.sv:522) |
             |                |            | sub_522_C735_I14 (cbfp.sv:522) |
             |                |            | sub_522_C735_I15 (cbfp.sv:522) |
             |                |            | sub_522_C735_I16 (cbfp.sv:522) |
             |                |            | sub_522_C735_I2 (cbfp.sv:522) |
              |                |            | sub_522_C735_I3 (cbfp.sv:522) |
              |                |            | sub_522_C735_I4 (cbfp.sv:522) |
              |                |            | sub_522_C735_I5 (cbfp.sv:522) |
              |                |            | sub_522_C735_I6 (cbfp.sv:522) |
              |                |            | sub_522_C735_I7 (cbfp.sv:522) |
              |                |            | sub_522_C735_I8 (cbfp.sv:522) |
              |                |            | sub_522_C735_I9 (cbfp.sv:522) |
              |                |            | sub_522_C739 (cbfp.sv:522) |
|                |                |            | sub_522_C739_I10 (cbfp.sv:522) |
             |                |            | sub_522_C739_I11 (cbfp.sv:522) |
             |                |            | sub_522_C739_I12 (cbfp.sv:522) |
             |                |            | sub_522_C739_I13 (cbfp.sv:522) |
             |                |            | sub_522_C739_I14 (cbfp.sv:522) |
             |                |            | sub_522_C739_I15 (cbfp.sv:522) |
             |                |            | sub_522_C739_I16 (cbfp.sv:522) |
             |                |            | sub_522_C739_I2 (cbfp.sv:522) |
              |                |            | sub_522_C739_I3 (cbfp.sv:522) |
              |                |            | sub_522_C739_I4 (cbfp.sv:522) |
              |                |            | sub_522_C739_I5 (cbfp.sv:522) |
              |                |            | sub_522_C739_I6 (cbfp.sv:522) |
              |                |            | sub_522_C739_I7 (cbfp.sv:522) |
              |                |            | sub_522_C739_I8 (cbfp.sv:522) |
              |                |            | sub_522_C739_I9 (cbfp.sv:522) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_inc         | apparch (area)     |                |
| add_x_17           | DW01_inc         | apparch (area)     |                |
| lt_x_24055         | DW_cmp           | apparch (area)     |                |
| lt_x_24056         | DW_cmp           | apparch (area)     |                |
| lt_x_24057         | DW_cmp           | apparch (area)     |                |
| lt_x_24058         | DW_cmp           | apparch (area)     |                |
| lt_x_24059         | DW_cmp           | apparch (area)     |                |
| lt_x_24060         | DW_cmp           | apparch (area)     |                |
| lt_x_24061         | DW_cmp           | apparch (area)     |                |
| lt_x_24062         | DW_cmp           | apparch (area)     |                |
| lt_x_24063         | DW_cmp           | apparch (area)     |                |
| lt_x_24064         | DW_cmp           | apparch (area)     |                |
| lt_x_24065         | DW_cmp           | apparch (area)     |                |
| lt_x_24066         | DW_cmp           | apparch (area)     |                |
| lt_x_24067         | DW_cmp           | apparch (area)     |                |
| lt_x_24068         | DW_cmp           | apparch (area)     |                |
| lt_x_24069         | DW_cmp           | apparch (area)     |                |
| lt_x_24070         | DW_cmp           | apparch (area)     |                |
| lt_x_24071         | DW_cmp           | apparch (area)     |                |
| lt_x_24072         | DW_cmp           | apparch (area)     |                |
| lt_x_24073         | DW_cmp           | apparch (area)     |                |
| lt_x_24074         | DW_cmp           | apparch (area)     |                |
| lt_x_24075         | DW_cmp           | apparch (area)     |                |
| lt_x_24076         | DW_cmp           | apparch (area)     |                |
| lt_x_24077         | DW_cmp           | apparch (area)     |                |
| lt_x_24078         | DW_cmp           | apparch (area)     |                |
| lt_x_24079         | DW_cmp           | apparch (area)     |                |
| lt_x_24080         | DW_cmp           | apparch (area)     |                |
| lt_x_24081         | DW_cmp           | apparch (area)     |                |
| lt_x_24082         | DW_cmp           | apparch (area)     |                |
| lt_x_24083         | DW_cmp           | apparch (area)     |                |
| lt_x_24084         | DW_cmp           | apparch (area)     |                |
| lt_x_24117         | DW_cmp           | apparch (area)     |                |
| lt_x_24118         | DW_cmp           | apparch (area)     |                |
| lt_x_24119         | DW_cmp           | apparch (area)     |                |
| lt_x_24120         | DW_cmp           | apparch (area)     |                |
| lt_x_24121         | DW_cmp           | apparch (area)     |                |
| lt_x_24122         | DW_cmp           | apparch (area)     |                |
| lte_x_24123        | DW_cmp           | apparch (area)     |                |
| lt_x_24124         | DW_cmp           | apparch (area)     |                |
| lt_x_24125         | DW_cmp           | apparch (area)     |                |
| lt_x_24126         | DW_cmp           | apparch (area)     |                |
| lt_x_24127         | DW_cmp           | apparch (area)     |                |
| lt_x_24128         | DW_cmp           | apparch (area)     |                |
| lt_x_24129         | DW_cmp           | apparch (area)     |                |
| lte_x_24130        | DW_cmp           | apparch (area)     |                |
| lt_x_24131         | DW_cmp           | apparch (area)     |                |
| lt_x_24132         | DW_cmp           | apparch (area)     |                |
| lt_x_24133         | DW_cmp           | apparch (area)     |                |
| lt_x_24134         | DW_cmp           | apparch (area)     |                |
| lt_x_24135         | DW_cmp           | apparch (area)     |                |
| lt_x_24136         | DW_cmp           | apparch (area)     |                |
| lte_x_24137        | DW_cmp           | apparch (area)     |                |
| lt_x_24138         | DW_cmp           | apparch (area)     |                |
| lt_x_24139         | DW_cmp           | apparch (area)     |                |
| lt_x_24140         | DW_cmp           | apparch (area)     |                |
| lt_x_24141         | DW_cmp           | apparch (area)     |                |
| lt_x_24142         | DW_cmp           | apparch (area)     |                |
| lt_x_24143         | DW_cmp           | apparch (area)     |                |
| lte_x_24144        | DW_cmp           | apparch (area)     |                |
| lt_x_24145         | DW_cmp           | apparch (area)     |                |
| lt_x_24146         | DW_cmp           | apparch (area)     |                |
| lt_x_24147         | DW_cmp           | apparch (area)     |                |
| lt_x_24148         | DW_cmp           | apparch (area)     |                |
| lt_x_24149         | DW_cmp           | apparch (area)     |                |
| lt_x_24150         | DW_cmp           | apparch (area)     |                |
| lte_x_24151        | DW_cmp           | apparch (area)     |                |
| lt_x_24152         | DW_cmp           | apparch (area)     |                |
| lt_x_24153         | DW_cmp           | apparch (area)     |                |
| lt_x_24154         | DW_cmp           | apparch (area)     |                |
| lt_x_24155         | DW_cmp           | apparch (area)     |                |
| lt_x_24156         | DW_cmp           | apparch (area)     |                |
| lt_x_24157         | DW_cmp           | apparch (area)     |                |
| lte_x_24158        | DW_cmp           | apparch (area)     |                |
| lt_x_24159         | DW_cmp           | apparch (area)     |                |
| lt_x_24160         | DW_cmp           | apparch (area)     |                |
| lt_x_24161         | DW_cmp           | apparch (area)     |                |
| lt_x_24162         | DW_cmp           | apparch (area)     |                |
| lt_x_24163         | DW_cmp           | apparch (area)     |                |
| lt_x_24164         | DW_cmp           | apparch (area)     |                |
| lte_x_24165        | DW_cmp           | apparch (area)     |                |
| lt_x_24166         | DW_cmp           | apparch (area)     |                |
| lt_x_24167         | DW_cmp           | apparch (area)     |                |
| lt_x_24168         | DW_cmp           | apparch (area)     |                |
| lt_x_24169         | DW_cmp           | apparch (area)     |                |
| lt_x_24170         | DW_cmp           | apparch (area)     |                |
| lt_x_24171         | DW_cmp           | apparch (area)     |                |
| lte_x_24172        | DW_cmp           | apparch (area)     |                |
| lt_x_24229         | DW_cmp           | apparch (area)     |                |
| add_x_24230        | DW01_inc         | apparch (area)     |                |
| lt_x_24231         | DW_cmp           | apparch (area)     |                |
| add_x_24232        | DW01_inc         | apparch (area)     |                |
| sub_x_24233        | DW01_sub         | apparch (area)     |                |
| ash_24234          | DW_leftsh        | astr (area)        |                |
| ashr_24236         | DW_rightsh       | astr (area)        |                |
| sub_x_24237        | DW01_sub         | apparch (area)     |                |
| ash_24238          | DW_leftsh        | astr (area)        |                |
| ashr_24239         | DW_rightsh       | astr (area)        |                |
| sub_x_24241        | DW01_sub         | apparch (area)     |                |
| ash_24242          | DW_leftsh        | astr (area)        |                |
| ashr_24243         | DW_rightsh       | astr (area)        |                |
| sub_x_24244        | DW01_sub         | apparch (area)     |                |
| ash_24245          | DW_leftsh        | astr (area)        |                |
| ashr_24246         | DW_rightsh       | astr (area)        |                |
| sub_x_24248        | DW01_sub         | apparch (area)     |                |
| ash_24249          | DW_leftsh        | astr (area)        |                |
| ashr_24250         | DW_rightsh       | astr (area)        |                |
| sub_x_24251        | DW01_sub         | apparch (area)     |                |
| ash_24252          | DW_leftsh        | astr (area)        |                |
| ashr_24253         | DW_rightsh       | astr (area)        |                |
| sub_x_24255        | DW01_sub         | apparch (area)     |                |
| ash_24256          | DW_leftsh        | astr (area)        |                |
| ashr_24257         | DW_rightsh       | astr (area)        |                |
| sub_x_24258        | DW01_sub         | apparch (area)     |                |
| ash_24259          | DW_leftsh        | astr (area)        |                |
| ashr_24260         | DW_rightsh       | astr (area)        |                |
| sub_x_24262        | DW01_sub         | apparch (area)     |                |
| ash_24263          | DW_leftsh        | astr (area)        |                |
| ashr_24264         | DW_rightsh       | astr (area)        |                |
| sub_x_24265        | DW01_sub         | apparch (area)     |                |
| ash_24266          | DW_leftsh        | astr (area)        |                |
| ashr_24267         | DW_rightsh       | astr (area)        |                |
| sub_x_24269        | DW01_sub         | apparch (area)     |                |
| ash_24270          | DW_leftsh        | astr (area)        |                |
| ashr_24271         | DW_rightsh       | astr (area)        |                |
| sub_x_24272        | DW01_sub         | apparch (area)     |                |
| ash_24273          | DW_leftsh        | astr (area)        |                |
| ashr_24274         | DW_rightsh       | astr (area)        |                |
| sub_x_24276        | DW01_sub         | apparch (area)     |                |
| ash_24277          | DW_leftsh        | astr (area)        |                |
| ashr_24278         | DW_rightsh       | astr (area)        |                |
| sub_x_24279        | DW01_sub         | apparch (area)     |                |
| ash_24280          | DW_leftsh        | astr (area)        |                |
| ashr_24281         | DW_rightsh       | astr (area)        |                |
| sub_x_24283        | DW01_sub         | apparch (area)     |                |
| ash_24284          | DW_leftsh        | astr (area)        |                |
| ashr_24285         | DW_rightsh       | astr (area)        |                |
| sub_x_24286        | DW01_sub         | apparch (area)     |                |
| ash_24287          | DW_leftsh        | astr (area)        |                |
| ashr_24288         | DW_rightsh       | astr (area)        |                |
| sub_x_24290        | DW01_sub         | apparch (area)     |                |
| ash_24291          | DW_leftsh        | astr (area)        |                |
| ashr_24292         | DW_rightsh       | astr (area)        |                |
| sub_x_24293        | DW01_sub         | apparch (area)     |                |
| ash_24294          | DW_leftsh        | astr (area)        |                |
| ashr_24295         | DW_rightsh       | astr (area)        |                |
| sub_x_24297        | DW01_sub         | apparch (area)     |                |
| ash_24298          | DW_leftsh        | astr (area)        |                |
| ashr_24299         | DW_rightsh       | astr (area)        |                |
| sub_x_24300        | DW01_sub         | apparch (area)     |                |
| ash_24301          | DW_leftsh        | astr (area)        |                |
| ashr_24302         | DW_rightsh       | astr (area)        |                |
| sub_x_24304        | DW01_sub         | apparch (area)     |                |
| ash_24305          | DW_leftsh        | astr (area)        |                |
| ashr_24306         | DW_rightsh       | astr (area)        |                |
| sub_x_24307        | DW01_sub         | apparch (area)     |                |
| ash_24308          | DW_leftsh        | astr (area)        |                |
| ashr_24309         | DW_rightsh       | astr (area)        |                |
| sub_x_24311        | DW01_sub         | apparch (area)     |                |
| ash_24312          | DW_leftsh        | astr (area)        |                |
| ashr_24313         | DW_rightsh       | astr (area)        |                |
| sub_x_24314        | DW01_sub         | apparch (area)     |                |
| ash_24315          | DW_leftsh        | astr (area)        |                |
| ashr_24316         | DW_rightsh       | astr (area)        |                |
| sub_x_24318        | DW01_sub         | apparch (area)     |                |
| ash_24319          | DW_leftsh        | astr (area)        |                |
| ashr_24320         | DW_rightsh       | astr (area)        |                |
| sub_x_24321        | DW01_sub         | apparch (area)     |                |
| ash_24322          | DW_leftsh        | astr (area)        |                |
| ashr_24323         | DW_rightsh       | astr (area)        |                |
| sub_x_24325        | DW01_sub         | apparch (area)     |                |
| ash_24326          | DW_leftsh        | astr (area)        |                |
| ashr_24327         | DW_rightsh       | astr (area)        |                |
| sub_x_24328        | DW01_sub         | apparch (area)     |                |
| ash_24329          | DW_leftsh        | astr (area)        |                |
| ashr_24330         | DW_rightsh       | astr (area)        |                |
| sub_x_24332        | DW01_sub         | apparch (area)     |                |
| ash_24333          | DW_leftsh        | astr (area)        |                |
| ashr_24334         | DW_rightsh       | astr (area)        |                |
| sub_x_24335        | DW01_sub         | apparch (area)     |                |
| ash_24336          | DW_leftsh        | astr (area)        |                |
| ashr_24337         | DW_rightsh       | astr (area)        |                |
| sub_x_24339        | DW01_sub         | apparch (area)     |                |
| ash_24340          | DW_leftsh        | astr (area)        |                |
| ashr_24341         | DW_rightsh       | astr (area)        |                |
| sub_x_24342        | DW01_sub         | apparch (area)     |                |
| ash_24343          | DW_leftsh        | astr (area)        |                |
| ashr_24344         | DW_rightsh       | astr (area)        |                |
| add_x_24345        | DW01_inc         | apparch (area)     |                |
| add_x_24346        | DW01_inc         | apparch (area)     |                |
| gte_x_24347        | DW_cmp           | apparch (area)     |                |
| gt_x_24391         | DW_cmp           | apparch (area)     |                |
| sub_x_24235        | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : twidle0_3_IN_WIDTH14_OUT_WIDTH23
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_1        | DW_cmp         | width=9    | gte_671 (twiddle.sv:671)   |
| add_x_2        | DW01_add       | width=9    | add_674 (twiddle.sv:674)   |
| DP_OP_736J4_122_9381            |            |                            |
|                | DP_OP_736J4_122_9381 |      |                            |
| DP_OP_737J4_123_9381            |            |                            |
|                | DP_OP_737J4_123_9381 |      |                            |
| DP_OP_738J4_124_9381            |            |                            |
|                | DP_OP_738J4_124_9381 |      |                            |
| DP_OP_739J4_125_9381            |            |                            |
|                | DP_OP_739J4_125_9381 |      |                            |
| DP_OP_740J4_126_9381            |            |                            |
|                | DP_OP_740J4_126_9381 |      |                            |
| DP_OP_741J4_127_9381            |            |                            |
|                | DP_OP_741J4_127_9381 |      |                            |
| DP_OP_742J4_128_9381            |            |                            |
|                | DP_OP_742J4_128_9381 |      |                            |
| DP_OP_743J4_129_9381            |            |                            |
|                | DP_OP_743J4_129_9381 |      |                            |
| DP_OP_744J4_130_9381            |            |                            |
|                | DP_OP_744J4_130_9381 |      |                            |
| DP_OP_745J4_131_9381            |            |                            |
|                | DP_OP_745J4_131_9381 |      |                            |
| DP_OP_746J4_132_9381            |            |                            |
|                | DP_OP_746J4_132_9381 |      |                            |
| DP_OP_747J4_133_9381            |            |                            |
|                | DP_OP_747J4_133_9381 |      |                            |
| DP_OP_748J4_134_9381            |            |                            |
|                | DP_OP_748J4_134_9381 |      |                            |
| DP_OP_749J4_135_9381            |            |                            |
|                | DP_OP_749J4_135_9381 |      |                            |
| DP_OP_750J4_136_9381            |            |                            |
|                | DP_OP_750J4_136_9381 |      |                            |
| DP_OP_751J4_137_9381            |            |                            |
|                | DP_OP_751J4_137_9381 |      |                            |
| DP_OP_752J4_138_9381            |            |                            |
|                | DP_OP_752J4_138_9381 |      |                            |
| DP_OP_753J4_139_9381            |            |                            |
|                | DP_OP_753J4_139_9381 |      |                            |
| DP_OP_754J4_140_9381            |            |                            |
|                | DP_OP_754J4_140_9381 |      |                            |
| DP_OP_755J4_141_9381            |            |                            |
|                | DP_OP_755J4_141_9381 |      |                            |
| DP_OP_756J4_142_9381            |            |                            |
|                | DP_OP_756J4_142_9381 |      |                            |
| DP_OP_757J4_143_9381            |            |                            |
|                | DP_OP_757J4_143_9381 |      |                            |
| DP_OP_758J4_144_9381            |            |                            |
|                | DP_OP_758J4_144_9381 |      |                            |
| DP_OP_759J4_145_9381            |            |                            |
|                | DP_OP_759J4_145_9381 |      |                            |
| DP_OP_760J4_146_9381            |            |                            |
|                | DP_OP_760J4_146_9381 |      |                            |
| DP_OP_761J4_147_9381            |            |                            |
|                | DP_OP_761J4_147_9381 |      |                            |
| DP_OP_762J4_148_9381            |            |                            |
|                | DP_OP_762J4_148_9381 |      |                            |
| DP_OP_763J4_149_9381            |            |                            |
|                | DP_OP_763J4_149_9381 |      |                            |
| DP_OP_764J4_150_9381            |            |                            |
|                | DP_OP_764J4_150_9381 |      |                            |
| DP_OP_765J4_151_9381            |            |                            |
|                | DP_OP_765J4_151_9381 |      |                            |
| DP_OP_766J4_152_9381            |            |                            |
|                | DP_OP_766J4_152_9381 |      |                            |
| DP_OP_767J4_153_9381            |            |                            |
|                | DP_OP_767J4_153_9381 |      |                            |
=============================================================================

Datapath Report for DP_OP_736J4_122_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_736J4_122_9381 | mult_667 (twiddle.sv:667) sub_667 (twiddle.sv:667)  |
|                      | mult_667_2 (twiddle.sv:667)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T0    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T1    | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T0 - T1 (twiddle.sv:667)                 |
==============================================================================

Datapath Report for DP_OP_737J4_123_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_737J4_123_9381 | mult_668 (twiddle.sv:668)                           |
|                      | add_668_3 (twiddle.sv:668)                          |
|                      | mult_668_2 (twiddle.sv:668)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T3    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T4    | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T3 + T4 (twiddle.sv:668)                 |
==============================================================================

Datapath Report for DP_OP_738J4_124_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_738J4_124_9381 | mult_667_I2 (twiddle.sv:667)                        |
|                      | sub_667_I2 (twiddle.sv:667)                         |
|                      | mult_667_2_I2 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T6    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T7    | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T6 - T7 (twiddle.sv:667)                 |
==============================================================================

Datapath Report for DP_OP_739J4_125_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_739J4_125_9381 | mult_668_I2 (twiddle.sv:668)                        |
|                      | add_668_3_I2 (twiddle.sv:668)                       |
|                      | mult_668_2_I2 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T9    | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T10   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T9 + T10 (twiddle.sv:668)                |
==============================================================================

Datapath Report for DP_OP_740J4_126_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_740J4_126_9381 | mult_667_I3 (twiddle.sv:667)                        |
|                      | sub_667_I3 (twiddle.sv:667)                         |
|                      | mult_667_2_I3 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T12   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T13   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T12 - T13 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_741J4_127_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_741J4_127_9381 | mult_668_I3 (twiddle.sv:668)                        |
|                      | add_668_3_I3 (twiddle.sv:668)                       |
|                      | mult_668_2_I3 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T15   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T16   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T15 + T16 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_742J4_128_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_742J4_128_9381 | mult_667_I4 (twiddle.sv:667)                        |
|                      | sub_667_I4 (twiddle.sv:667)                         |
|                      | mult_667_2_I4 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T18   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T19   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T18 - T19 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_743J4_129_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_743J4_129_9381 | mult_668_I4 (twiddle.sv:668)                        |
|                      | add_668_3_I4 (twiddle.sv:668)                       |
|                      | mult_668_2_I4 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T21   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T22   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T21 + T22 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_744J4_130_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_744J4_130_9381 | mult_667_I5 (twiddle.sv:667)                        |
|                      | sub_667_I5 (twiddle.sv:667)                         |
|                      | mult_667_2_I5 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T24   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T25   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T24 - T25 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_745J4_131_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_745J4_131_9381 | mult_668_I5 (twiddle.sv:668)                        |
|                      | add_668_3_I5 (twiddle.sv:668)                       |
|                      | mult_668_2_I5 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T27   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T28   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T27 + T28 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_746J4_132_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_746J4_132_9381 | mult_667_I6 (twiddle.sv:667)                        |
|                      | sub_667_I6 (twiddle.sv:667)                         |
|                      | mult_667_2_I6 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T30   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T31   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T30 - T31 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_747J4_133_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_747J4_133_9381 | mult_668_I6 (twiddle.sv:668)                        |
|                      | add_668_3_I6 (twiddle.sv:668)                       |
|                      | mult_668_2_I6 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T33   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T34   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T33 + T34 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_748J4_134_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_748J4_134_9381 | mult_667_I7 (twiddle.sv:667)                        |
|                      | sub_667_I7 (twiddle.sv:667)                         |
|                      | mult_667_2_I7 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T36   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T37   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T36 - T37 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_749J4_135_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_749J4_135_9381 | mult_668_I7 (twiddle.sv:668)                        |
|                      | add_668_3_I7 (twiddle.sv:668)                       |
|                      | mult_668_2_I7 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T39   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T40   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T39 + T40 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_750J4_136_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_750J4_136_9381 | mult_667_I8 (twiddle.sv:667)                        |
|                      | sub_667_I8 (twiddle.sv:667)                         |
|                      | mult_667_2_I8 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T42   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T43   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T42 - T43 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_751J4_137_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_751J4_137_9381 | mult_668_I8 (twiddle.sv:668)                        |
|                      | add_668_3_I8 (twiddle.sv:668)                       |
|                      | mult_668_2_I8 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T45   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T46   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T45 + T46 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_752J4_138_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_752J4_138_9381 | mult_667_I9 (twiddle.sv:667)                        |
|                      | sub_667_I9 (twiddle.sv:667)                         |
|                      | mult_667_2_I9 (twiddle.sv:667)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T48   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T49   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T48 - T49 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_753J4_139_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_753J4_139_9381 | mult_668_I9 (twiddle.sv:668)                        |
|                      | add_668_3_I9 (twiddle.sv:668)                       |
|                      | mult_668_2_I9 (twiddle.sv:668)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T51   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T52   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T51 + T52 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_754J4_140_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_754J4_140_9381 | mult_667_I10 (twiddle.sv:667)                       |
|                      | sub_667_I10 (twiddle.sv:667)                        |
|                      | mult_667_2_I10 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T54   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T55   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T54 - T55 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_755J4_141_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_755J4_141_9381 | mult_668_I10 (twiddle.sv:668)                       |
|                      | add_668_3_I10 (twiddle.sv:668)                      |
|                      | mult_668_2_I10 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T57   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T58   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T57 + T58 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_756J4_142_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_756J4_142_9381 | mult_667_I11 (twiddle.sv:667)                       |
|                      | sub_667_I11 (twiddle.sv:667)                        |
|                      | mult_667_2_I11 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T60   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T61   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T60 - T61 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_757J4_143_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_757J4_143_9381 | mult_668_I11 (twiddle.sv:668)                       |
|                      | add_668_3_I11 (twiddle.sv:668)                      |
|                      | mult_668_2_I11 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T63   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T64   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T63 + T64 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_758J4_144_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_758J4_144_9381 | mult_667_I12 (twiddle.sv:667)                       |
|                      | sub_667_I12 (twiddle.sv:667)                        |
|                      | mult_667_2_I12 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T66   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T67   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T66 - T67 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_759J4_145_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_759J4_145_9381 | mult_668_I12 (twiddle.sv:668)                       |
|                      | add_668_3_I12 (twiddle.sv:668)                      |
|                      | mult_668_2_I12 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T69   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T70   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T69 + T70 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_760J4_146_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_760J4_146_9381 | mult_667_I13 (twiddle.sv:667)                       |
|                      | sub_667_I13 (twiddle.sv:667)                        |
|                      | mult_667_2_I13 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T72   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T73   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T72 - T73 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_761J4_147_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_761J4_147_9381 | mult_668_I13 (twiddle.sv:668)                       |
|                      | add_668_3_I13 (twiddle.sv:668)                      |
|                      | mult_668_2_I13 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T75   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T76   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T75 + T76 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_762J4_148_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_762J4_148_9381 | mult_667_I14 (twiddle.sv:667)                       |
|                      | sub_667_I14 (twiddle.sv:667)                        |
|                      | mult_667_2_I14 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T78   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T79   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T78 - T79 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_763J4_149_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_763J4_149_9381 | mult_668_I14 (twiddle.sv:668)                       |
|                      | add_668_3_I14 (twiddle.sv:668)                      |
|                      | mult_668_2_I14 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T81   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T82   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T81 + T82 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_764J4_150_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_764J4_150_9381 | mult_667_I15 (twiddle.sv:667)                       |
|                      | sub_667_I15 (twiddle.sv:667)                        |
|                      | mult_667_2_I15 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T84   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T85   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T84 - T85 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_765J4_151_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_765J4_151_9381 | mult_668_I15 (twiddle.sv:668)                       |
|                      | add_668_3_I15 (twiddle.sv:668)                      |
|                      | mult_668_2_I15 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T87   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T88   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T87 + T88 (twiddle.sv:668)               |
==============================================================================

Datapath Report for DP_OP_766J4_152_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_766J4_152_9381 | mult_667_I16 (twiddle.sv:667)                       |
|                      | sub_667_I16 (twiddle.sv:667)                        |
|                      | mult_667_2_I16 (twiddle.sv:667)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T90   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:667)                 |
| T91   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:667)                 |
| O1    | PO   | Signed   | 23    | T90 - T91 (twiddle.sv:667)               |
==============================================================================

Datapath Report for DP_OP_767J4_153_9381
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_767J4_153_9381 | mult_668_I16 (twiddle.sv:668)                       |
|                      | add_668_3_I16 (twiddle.sv:668)                      |
|                      | mult_668_2_I16 (twiddle.sv:668)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T93   | IFO  | Signed   | 23    | I1 * I2 (twiddle.sv:668)                 |
| T94   | IFO  | Signed   | 23    | I3 * I4 (twiddle.sv:668)                 |
| O1    | PO   | Unsigned | 23    | T93 + T94 (twiddle.sv:668)               |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_1            | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| DP_OP_736J4_122_9381                  |                    |                |
|                    | DP_OP_736J4_122_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_737J4_123_9381                  |                    |                |
|                    | DP_OP_737J4_123_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_738J4_124_9381                  |                    |                |
|                    | DP_OP_738J4_124_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_739J4_125_9381                  |                    |                |
|                    | DP_OP_739J4_125_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_740J4_126_9381                  |                    |                |
|                    | DP_OP_740J4_126_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_741J4_127_9381                  |                    |                |
|                    | DP_OP_741J4_127_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_742J4_128_9381                  |                    |                |
|                    | DP_OP_742J4_128_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_743J4_129_9381                  |                    |                |
|                    | DP_OP_743J4_129_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_744J4_130_9381                  |                    |                |
|                    | DP_OP_744J4_130_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_745J4_131_9381                  |                    |                |
|                    | DP_OP_745J4_131_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_746J4_132_9381                  |                    |                |
|                    | DP_OP_746J4_132_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_747J4_133_9381                  |                    |                |
|                    | DP_OP_747J4_133_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_748J4_134_9381                  |                    |                |
|                    | DP_OP_748J4_134_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_749J4_135_9381                  |                    |                |
|                    | DP_OP_749J4_135_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_750J4_136_9381                  |                    |                |
|                    | DP_OP_750J4_136_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_751J4_137_9381                  |                    |                |
|                    | DP_OP_751J4_137_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_752J4_138_9381                  |                    |                |
|                    | DP_OP_752J4_138_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_753J4_139_9381                  |                    |                |
|                    | DP_OP_753J4_139_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_754J4_140_9381                  |                    |                |
|                    | DP_OP_754J4_140_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_755J4_141_9381                  |                    |                |
|                    | DP_OP_755J4_141_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_756J4_142_9381                  |                    |                |
|                    | DP_OP_756J4_142_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_757J4_143_9381                  |                    |                |
|                    | DP_OP_757J4_143_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_758J4_144_9381                  |                    |                |
|                    | DP_OP_758J4_144_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_759J4_145_9381                  |                    |                |
|                    | DP_OP_759J4_145_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_760J4_146_9381                  |                    |                |
|                    | DP_OP_760J4_146_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_761J4_147_9381                  |                    |                |
|                    | DP_OP_761J4_147_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_762J4_148_9381                  |                    |                |
|                    | DP_OP_762J4_148_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_763J4_149_9381                  |                    |                |
|                    | DP_OP_763J4_149_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_764J4_150_9381                  |                    |                |
|                    | DP_OP_764J4_150_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_765J4_151_9381                  |                    |                |
|                    | DP_OP_765J4_151_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_766J4_152_9381                  |                    |                |
|                    | DP_OP_766J4_152_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_767J4_153_9381                  |                    |                |
|                    | DP_OP_767J4_153_9381 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================

 
****************************************
Design : stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_4        | DW01_add       | width=13   | add_106_2 (butter_fly.sv:106) |
| add_x_5        | DW01_add       | width=13   | add_107_2 (butter_fly.sv:107) |
| sub_x_6        | DW01_sub       | width=13   | sub_108 (butter_fly.sv:108) |
| sub_x_7        | DW01_sub       | width=13   | sub_109 (butter_fly.sv:109) |
| add_x_8        | DW01_add       | width=13   | add_106_2_I2 (butter_fly.sv:106) |
| add_x_9        | DW01_add       | width=13   | add_107_2_I2 (butter_fly.sv:107) |
| sub_x_10       | DW01_sub       | width=13   | sub_108_I2 (butter_fly.sv:108) |
| sub_x_11       | DW01_sub       | width=13   | sub_109_I2 (butter_fly.sv:109) |
| add_x_12       | DW01_add       | width=13   | add_106_2_I3 (butter_fly.sv:106) |
| add_x_13       | DW01_add       | width=13   | add_107_2_I3 (butter_fly.sv:107) |
| sub_x_14       | DW01_sub       | width=13   | sub_108_I3 (butter_fly.sv:108) |
| sub_x_15       | DW01_sub       | width=13   | sub_109_I3 (butter_fly.sv:109) |
| add_x_16       | DW01_add       | width=13   | add_106_2_I4 (butter_fly.sv:106) |
| add_x_17       | DW01_add       | width=13   | add_107_2_I4 (butter_fly.sv:107) |
| sub_x_18       | DW01_sub       | width=13   | sub_108_I4 (butter_fly.sv:108) |
| sub_x_19       | DW01_sub       | width=13   | sub_109_I4 (butter_fly.sv:109) |
| add_x_20       | DW01_add       | width=13   | add_106_2_I5 (butter_fly.sv:106) |
| add_x_21       | DW01_add       | width=13   | add_107_2_I5 (butter_fly.sv:107) |
| sub_x_22       | DW01_sub       | width=13   | sub_108_I5 (butter_fly.sv:108) |
| sub_x_23       | DW01_sub       | width=13   | sub_109_I5 (butter_fly.sv:109) |
| add_x_24       | DW01_add       | width=13   | add_106_2_I6 (butter_fly.sv:106) |
| add_x_25       | DW01_add       | width=13   | add_107_2_I6 (butter_fly.sv:107) |
| sub_x_26       | DW01_sub       | width=13   | sub_108_I6 (butter_fly.sv:108) |
| sub_x_27       | DW01_sub       | width=13   | sub_109_I6 (butter_fly.sv:109) |
| add_x_28       | DW01_add       | width=13   | add_106_2_I7 (butter_fly.sv:106) |
| add_x_29       | DW01_add       | width=13   | add_107_2_I7 (butter_fly.sv:107) |
| sub_x_30       | DW01_sub       | width=13   | sub_108_I7 (butter_fly.sv:108) |
| sub_x_31       | DW01_sub       | width=13   | sub_109_I7 (butter_fly.sv:109) |
| add_x_32       | DW01_add       | width=13   | add_106_2_I8 (butter_fly.sv:106) |
| add_x_33       | DW01_add       | width=13   | add_107_2_I8 (butter_fly.sv:107) |
| sub_x_34       | DW01_sub       | width=13   | sub_108_I8 (butter_fly.sv:108) |
| sub_x_35       | DW01_sub       | width=13   | sub_109_I8 (butter_fly.sv:109) |
| add_x_36       | DW01_add       | width=13   | add_106_2_I9 (butter_fly.sv:106) |
| add_x_37       | DW01_add       | width=13   | add_107_2_I9 (butter_fly.sv:107) |
| sub_x_38       | DW01_sub       | width=13   | sub_108_I9 (butter_fly.sv:108) |
| sub_x_39       | DW01_sub       | width=13   | sub_109_I9 (butter_fly.sv:109) |
| add_x_40       | DW01_add       | width=13   | add_106_2_I10 (butter_fly.sv:106) |
| add_x_41       | DW01_add       | width=13   | add_107_2_I10 (butter_fly.sv:107) |
| sub_x_42       | DW01_sub       | width=13   | sub_108_I10 (butter_fly.sv:108) |
| sub_x_43       | DW01_sub       | width=13   | sub_109_I10 (butter_fly.sv:109) |
| add_x_44       | DW01_add       | width=13   | add_106_2_I11 (butter_fly.sv:106) |
| add_x_45       | DW01_add       | width=13   | add_107_2_I11 (butter_fly.sv:107) |
| sub_x_46       | DW01_sub       | width=13   | sub_108_I11 (butter_fly.sv:108) |
| sub_x_47       | DW01_sub       | width=13   | sub_109_I11 (butter_fly.sv:109) |
| add_x_48       | DW01_add       | width=13   | add_106_2_I12 (butter_fly.sv:106) |
| add_x_49       | DW01_add       | width=13   | add_107_2_I12 (butter_fly.sv:107) |
| sub_x_50       | DW01_sub       | width=13   | sub_108_I12 (butter_fly.sv:108) |
| sub_x_51       | DW01_sub       | width=13   | sub_109_I12 (butter_fly.sv:109) |
| add_x_52       | DW01_add       | width=13   | add_106_2_I13 (butter_fly.sv:106) |
| add_x_53       | DW01_add       | width=13   | add_107_2_I13 (butter_fly.sv:107) |
| sub_x_54       | DW01_sub       | width=13   | sub_108_I13 (butter_fly.sv:108) |
| sub_x_55       | DW01_sub       | width=13   | sub_109_I13 (butter_fly.sv:109) |
| add_x_56       | DW01_add       | width=13   | add_106_2_I14 (butter_fly.sv:106) |
| add_x_57       | DW01_add       | width=13   | add_107_2_I14 (butter_fly.sv:107) |
| sub_x_58       | DW01_sub       | width=13   | sub_108_I14 (butter_fly.sv:108) |
| sub_x_59       | DW01_sub       | width=13   | sub_109_I14 (butter_fly.sv:109) |
| add_x_60       | DW01_add       | width=13   | add_106_2_I15 (butter_fly.sv:106) |
| add_x_61       | DW01_add       | width=13   | add_107_2_I15 (butter_fly.sv:107) |
| sub_x_62       | DW01_sub       | width=13   | sub_108_I15 (butter_fly.sv:108) |
| sub_x_63       | DW01_sub       | width=13   | sub_109_I15 (butter_fly.sv:109) |
| add_x_64       | DW01_add       | width=13   | add_106_2_I16 (butter_fly.sv:106) |
| add_x_65       | DW01_add       | width=13   | add_107_2_I16 (butter_fly.sv:107) |
| sub_x_66       | DW01_sub       | width=13   | sub_108_I16 (butter_fly.sv:108) |
| sub_x_67       | DW01_sub       | width=13   | sub_109_I16 (butter_fly.sv:109) |
| add_x_69       | DW01_inc       | width=6    | add_167 (butter_fly.sv:167) |
| add_x_3        | DW01_add       | width=10   | add_111 (butter_fly.sv:111) |
                |                |            | add_136 (butter_fly.sv:136) |
                |                |            | add_90 (butter_fly.sv:90)  |
| add_x_1        | DW01_add       | width=7    | add_135 (butter_fly.sv:135) |
                |                |            | add_160_S2 (butter_fly.sv:160) |
             |                |            | add_88 (butter_fly.sv:88)  |
| add_x_2        | DW01_inc       | width=3    | add_124 (butter_fly.sv:124) |
                |                |            | add_159 (butter_fly.sv:159) |
                |                |            | add_89 (butter_fly.sv:89)  |
| add_x_68       | DW01_add       | width=7    | add_123 (butter_fly.sv:123) |
                |                |            | add_158 (butter_fly.sv:158) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : shift_processor_IN_WIDTH20_OUT_WIDTH12
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=20   | add_714 (twiddle.sv:714)   |
| add_x_2        | DW01_add       | width=20   | add_715 (twiddle.sv:715)   |
| add_x_3        | DW01_add       | width=20   | add_714_I2 (twiddle.sv:714) |
| add_x_4        | DW01_add       | width=20   | add_715_I2 (twiddle.sv:715) |
| add_x_5        | DW01_add       | width=20   | add_714_I3 (twiddle.sv:714) |
| add_x_6        | DW01_add       | width=20   | add_715_I3 (twiddle.sv:715) |
| add_x_7        | DW01_add       | width=20   | add_714_I4 (twiddle.sv:714) |
| add_x_8        | DW01_add       | width=20   | add_715_I4 (twiddle.sv:715) |
| add_x_9        | DW01_add       | width=20   | add_714_I5 (twiddle.sv:714) |
| add_x_10       | DW01_add       | width=20   | add_715_I5 (twiddle.sv:715) |
| add_x_11       | DW01_add       | width=20   | add_714_I6 (twiddle.sv:714) |
| add_x_12       | DW01_add       | width=20   | add_715_I6 (twiddle.sv:715) |
| add_x_13       | DW01_add       | width=20   | add_714_I7 (twiddle.sv:714) |
| add_x_14       | DW01_add       | width=20   | add_715_I7 (twiddle.sv:715) |
| add_x_15       | DW01_add       | width=20   | add_714_I8 (twiddle.sv:714) |
| add_x_16       | DW01_add       | width=20   | add_715_I8 (twiddle.sv:715) |
| add_x_17       | DW01_add       | width=20   | add_714_I9 (twiddle.sv:714) |
| add_x_18       | DW01_add       | width=20   | add_715_I9 (twiddle.sv:715) |
| add_x_19       | DW01_add       | width=20   | add_714_I10 (twiddle.sv:714) |
| add_x_20       | DW01_add       | width=20   | add_715_I10 (twiddle.sv:715) |
| add_x_21       | DW01_add       | width=20   | add_714_I11 (twiddle.sv:714) |
| add_x_22       | DW01_add       | width=20   | add_715_I11 (twiddle.sv:715) |
| add_x_23       | DW01_add       | width=20   | add_714_I12 (twiddle.sv:714) |
| add_x_24       | DW01_add       | width=20   | add_715_I12 (twiddle.sv:715) |
| add_x_25       | DW01_add       | width=20   | add_714_I13 (twiddle.sv:714) |
| add_x_26       | DW01_add       | width=20   | add_715_I13 (twiddle.sv:715) |
| add_x_27       | DW01_add       | width=20   | add_714_I14 (twiddle.sv:714) |
| add_x_28       | DW01_add       | width=20   | add_715_I14 (twiddle.sv:715) |
| add_x_29       | DW01_add       | width=20   | add_714_I15 (twiddle.sv:714) |
| add_x_30       | DW01_add       | width=20   | add_715_I15 (twiddle.sv:715) |
| add_x_31       | DW01_add       | width=20   | add_714_I16 (twiddle.sv:714) |
| add_x_32       | DW01_add       | width=20   | add_715_I16 (twiddle.sv:715) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_0_1_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=3    | add_836 (twiddle.sv:836)   |
| add_x_2        | DW01_inc       | width=7    | add_849 (twiddle.sv:849)   |
| DP_OP_140J14_122_5098           |            |                            |
|                | DP_OP_140J14_122_5098 |     |                            |
| DP_OP_141J14_123_5098           |            |                            |
|                | DP_OP_141J14_123_5098 |     |                            |
| DP_OP_142J14_124_5098           |            |                            |
|                | DP_OP_142J14_124_5098 |     |                            |
| DP_OP_143J14_125_5098           |            |                            |
|                | DP_OP_143J14_125_5098 |     |                            |
| DP_OP_144J14_126_5098           |            |                            |
|                | DP_OP_144J14_126_5098 |     |                            |
| DP_OP_145J14_127_5098           |            |                            |
|                | DP_OP_145J14_127_5098 |     |                            |
| DP_OP_146J14_128_5098           |            |                            |
|                | DP_OP_146J14_128_5098 |     |                            |
| DP_OP_147J14_129_5098           |            |                            |
|                | DP_OP_147J14_129_5098 |     |                            |
| DP_OP_148J14_130_5098           |            |                            |
|                | DP_OP_148J14_130_5098 |     |                            |
| DP_OP_149J14_131_5098           |            |                            |
|                | DP_OP_149J14_131_5098 |     |                            |
| DP_OP_150J14_132_5098           |            |                            |
|                | DP_OP_150J14_132_5098 |     |                            |
| DP_OP_151J14_133_5098           |            |                            |
|                | DP_OP_151J14_133_5098 |     |                            |
| DP_OP_152J14_134_5098           |            |                            |
|                | DP_OP_152J14_134_5098 |     |                            |
| DP_OP_153J14_135_5098           |            |                            |
|                | DP_OP_153J14_135_5098 |     |                            |
| DP_OP_154J14_136_5098           |            |                            |
|                | DP_OP_154J14_136_5098 |     |                            |
| DP_OP_155J14_137_5098           |            |                            |
|                | DP_OP_155J14_137_5098 |     |                            |
| DP_OP_156J14_138_5098           |            |                            |
|                | DP_OP_156J14_138_5098 |     |                            |
| DP_OP_157J14_139_5098           |            |                            |
|                | DP_OP_157J14_139_5098 |     |                            |
| DP_OP_158J14_140_5098           |            |                            |
|                | DP_OP_158J14_140_5098 |     |                            |
| DP_OP_159J14_141_5098           |            |                            |
|                | DP_OP_159J14_141_5098 |     |                            |
| DP_OP_160J14_142_5098           |            |                            |
|                | DP_OP_160J14_142_5098 |     |                            |
| DP_OP_161J14_143_5098           |            |                            |
|                | DP_OP_161J14_143_5098 |     |                            |
| DP_OP_162J14_144_5098           |            |                            |
|                | DP_OP_162J14_144_5098 |     |                            |
| DP_OP_163J14_145_5098           |            |                            |
|                | DP_OP_163J14_145_5098 |     |                            |
| DP_OP_164J14_146_5098           |            |                            |
|                | DP_OP_164J14_146_5098 |     |                            |
| DP_OP_165J14_147_5098           |            |                            |
|                | DP_OP_165J14_147_5098 |     |                            |
| DP_OP_166J14_148_5098           |            |                            |
|                | DP_OP_166J14_148_5098 |     |                            |
| DP_OP_167J14_149_5098           |            |                            |
|                | DP_OP_167J14_149_5098 |     |                            |
| DP_OP_168J14_150_5098           |            |                            |
|                | DP_OP_168J14_150_5098 |     |                            |
| DP_OP_169J14_151_5098           |            |                            |
|                | DP_OP_169J14_151_5098 |     |                            |
| DP_OP_170J14_152_5098           |            |                            |
|                | DP_OP_170J14_152_5098 |     |                            |
| DP_OP_171J14_153_5098           |            |                            |
|                | DP_OP_171J14_153_5098 |     |                            |
=============================================================================

Datapath Report for DP_OP_140J14_122_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_140J14_122_5098 | mult_839 (twiddle.sv:839) sub_839 (twiddle.sv:839) |
|                      | mult_839_2 (twiddle.sv:839)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T1    | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T2    | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T1 - T2 (twiddle.sv:839)                 |
==============================================================================

Datapath Report for DP_OP_141J14_123_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_141J14_123_5098 | mult_840 (twiddle.sv:840) add_840 (twiddle.sv:840) |
|                      | mult_840_2 (twiddle.sv:840)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T4    | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T5    | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T4 + T5 (twiddle.sv:840)                 |
==============================================================================

Datapath Report for DP_OP_142J14_124_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_142J14_124_5098 | mult_839_I2 (twiddle.sv:839)                       |
|                      | sub_839_I2 (twiddle.sv:839)                         |
|                      | mult_839_2_I2 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T7    | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T8    | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T7 - T8 (twiddle.sv:839)                 |
==============================================================================

Datapath Report for DP_OP_143J14_125_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_143J14_125_5098 | mult_840_I2 (twiddle.sv:840)                       |
|                      | add_840_I2 (twiddle.sv:840)                         |
|                      | mult_840_2_I2 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T10   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T11   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T10 + T11 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_144J14_126_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_144J14_126_5098 | mult_839_I3 (twiddle.sv:839)                       |
|                      | sub_839_I3 (twiddle.sv:839)                         |
|                      | mult_839_2_I3 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T13   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T14   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T13 - T14 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_145J14_127_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_145J14_127_5098 | mult_840_I3 (twiddle.sv:840)                       |
|                      | add_840_I3 (twiddle.sv:840)                         |
|                      | mult_840_2_I3 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T16   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T17   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T16 + T17 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_146J14_128_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_146J14_128_5098 | mult_839_I4 (twiddle.sv:839)                       |
|                      | sub_839_I4 (twiddle.sv:839)                         |
|                      | mult_839_2_I4 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T19   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T20   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T19 - T20 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_147J14_129_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_147J14_129_5098 | mult_840_I4 (twiddle.sv:840)                       |
|                      | add_840_I4 (twiddle.sv:840)                         |
|                      | mult_840_2_I4 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T22   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T23   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T22 + T23 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_148J14_130_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_148J14_130_5098 | mult_839_I5 (twiddle.sv:839)                       |
|                      | sub_839_I5 (twiddle.sv:839)                         |
|                      | mult_839_2_I5 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T25   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T26   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T25 - T26 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_149J14_131_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_149J14_131_5098 | mult_840_I5 (twiddle.sv:840)                       |
|                      | add_840_I5 (twiddle.sv:840)                         |
|                      | mult_840_2_I5 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T28   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T29   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T28 + T29 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_150J14_132_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_150J14_132_5098 | mult_839_I6 (twiddle.sv:839)                       |
|                      | sub_839_I6 (twiddle.sv:839)                         |
|                      | mult_839_2_I6 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T31   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T32   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T31 - T32 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_151J14_133_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_151J14_133_5098 | mult_840_I6 (twiddle.sv:840)                       |
|                      | add_840_I6 (twiddle.sv:840)                         |
|                      | mult_840_2_I6 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T34   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T35   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T34 + T35 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_152J14_134_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_152J14_134_5098 | mult_839_I7 (twiddle.sv:839)                       |
|                      | sub_839_I7 (twiddle.sv:839)                         |
|                      | mult_839_2_I7 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T37   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T38   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T37 - T38 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_153J14_135_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_153J14_135_5098 | mult_840_I7 (twiddle.sv:840)                       |
|                      | add_840_I7 (twiddle.sv:840)                         |
|                      | mult_840_2_I7 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T40   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T41   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T40 + T41 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_154J14_136_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_154J14_136_5098 | mult_839_I8 (twiddle.sv:839)                       |
|                      | sub_839_I8 (twiddle.sv:839)                         |
|                      | mult_839_2_I8 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T43   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T44   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T43 - T44 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_155J14_137_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_155J14_137_5098 | mult_840_I8 (twiddle.sv:840)                       |
|                      | add_840_I8 (twiddle.sv:840)                         |
|                      | mult_840_2_I8 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T46   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T47   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T46 + T47 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_156J14_138_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_156J14_138_5098 | mult_839_I9 (twiddle.sv:839)                       |
|                      | sub_839_I9 (twiddle.sv:839)                         |
|                      | mult_839_2_I9 (twiddle.sv:839)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T49   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T50   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T49 - T50 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_157J14_139_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_157J14_139_5098 | mult_840_I9 (twiddle.sv:840)                       |
|                      | add_840_I9 (twiddle.sv:840)                         |
|                      | mult_840_2_I9 (twiddle.sv:840)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T52   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T53   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T52 + T53 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_158J14_140_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_158J14_140_5098 | mult_839_I10 (twiddle.sv:839)                      |
|                      | sub_839_I10 (twiddle.sv:839)                        |
|                      | mult_839_2_I10 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T55   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T56   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T55 - T56 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_159J14_141_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_159J14_141_5098 | mult_840_I10 (twiddle.sv:840)                      |
|                      | add_840_I10 (twiddle.sv:840)                        |
|                      | mult_840_2_I10 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T58   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T59   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T58 + T59 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_160J14_142_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_160J14_142_5098 | mult_839_I11 (twiddle.sv:839)                      |
|                      | sub_839_I11 (twiddle.sv:839)                        |
|                      | mult_839_2_I11 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T61   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T62   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T61 - T62 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_161J14_143_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_161J14_143_5098 | mult_840_I11 (twiddle.sv:840)                      |
|                      | add_840_I11 (twiddle.sv:840)                        |
|                      | mult_840_2_I11 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T64   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T65   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T64 + T65 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_162J14_144_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_162J14_144_5098 | mult_839_I12 (twiddle.sv:839)                      |
|                      | sub_839_I12 (twiddle.sv:839)                        |
|                      | mult_839_2_I12 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T67   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T68   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T67 - T68 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_163J14_145_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_163J14_145_5098 | mult_840_I12 (twiddle.sv:840)                      |
|                      | add_840_I12 (twiddle.sv:840)                        |
|                      | mult_840_2_I12 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T70   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T71   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T70 + T71 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_164J14_146_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_164J14_146_5098 | mult_839_I13 (twiddle.sv:839)                      |
|                      | sub_839_I13 (twiddle.sv:839)                        |
|                      | mult_839_2_I13 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T73   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T74   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T73 - T74 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_165J14_147_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_165J14_147_5098 | mult_840_I13 (twiddle.sv:840)                      |
|                      | add_840_I13 (twiddle.sv:840)                        |
|                      | mult_840_2_I13 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T76   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T77   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T76 + T77 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_166J14_148_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_166J14_148_5098 | mult_839_I14 (twiddle.sv:839)                      |
|                      | sub_839_I14 (twiddle.sv:839)                        |
|                      | mult_839_2_I14 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T79   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T80   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T79 - T80 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_167J14_149_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_167J14_149_5098 | mult_840_I14 (twiddle.sv:840)                      |
|                      | add_840_I14 (twiddle.sv:840)                        |
|                      | mult_840_2_I14 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T82   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T83   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T82 + T83 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_168J14_150_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_168J14_150_5098 | mult_839_I15 (twiddle.sv:839)                      |
|                      | sub_839_I15 (twiddle.sv:839)                        |
|                      | mult_839_2_I15 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T85   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T86   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T85 - T86 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_169J14_151_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_169J14_151_5098 | mult_840_I15 (twiddle.sv:840)                      |
|                      | add_840_I15 (twiddle.sv:840)                        |
|                      | mult_840_2_I15 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T88   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T89   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T88 + T89 (twiddle.sv:840)               |
==============================================================================

Datapath Report for DP_OP_170J14_152_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_170J14_152_5098 | mult_839_I16 (twiddle.sv:839)                      |
|                      | sub_839_I16 (twiddle.sv:839)                        |
|                      | mult_839_2_I16 (twiddle.sv:839)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T91   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:839)                 |
| T92   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:839)                 |
| O1    | PO   | Signed   | 20    | T91 - T92 (twiddle.sv:839)               |
==============================================================================

Datapath Report for DP_OP_171J14_153_5098
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_171J14_153_5098 | mult_840_I16 (twiddle.sv:840)                      |
|                      | add_840_I16 (twiddle.sv:840)                        |
|                      | mult_840_2_I16 (twiddle.sv:840)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T94   | IFO  | Signed   | 20    | I1 * I2 (twiddle.sv:840)                 |
| T95   | IFO  | Signed   | 20    | I3 * I4 (twiddle.sv:840)                 |
| O1    | PO   | Unsigned | 20    | T94 + T95 (twiddle.sv:840)               |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| DP_OP_140J14_122_5098                 |                    |                |
|                    | DP_OP_140J14_122_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_141J14_123_5098                 |                    |                |
|                    | DP_OP_141J14_123_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_142J14_124_5098                 |                    |                |
|                    | DP_OP_142J14_124_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_143J14_125_5098                 |                    |                |
|                    | DP_OP_143J14_125_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_144J14_126_5098                 |                    |                |
|                    | DP_OP_144J14_126_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_145J14_127_5098                 |                    |                |
|                    | DP_OP_145J14_127_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_146J14_128_5098                 |                    |                |
|                    | DP_OP_146J14_128_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_147J14_129_5098                 |                    |                |
|                    | DP_OP_147J14_129_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_148J14_130_5098                 |                    |                |
|                    | DP_OP_148J14_130_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_149J14_131_5098                 |                    |                |
|                    | DP_OP_149J14_131_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_150J14_132_5098                 |                    |                |
|                    | DP_OP_150J14_132_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_151J14_133_5098                 |                    |                |
|                    | DP_OP_151J14_133_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_152J14_134_5098                 |                    |                |
|                    | DP_OP_152J14_134_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_153J14_135_5098                 |                    |                |
|                    | DP_OP_153J14_135_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_154J14_136_5098                 |                    |                |
|                    | DP_OP_154J14_136_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_155J14_137_5098                 |                    |                |
|                    | DP_OP_155J14_137_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_156J14_138_5098                 |                    |                |
|                    | DP_OP_156J14_138_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_157J14_139_5098                 |                    |                |
|                    | DP_OP_157J14_139_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_158J14_140_5098                 |                    |                |
|                    | DP_OP_158J14_140_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_159J14_141_5098                 |                    |                |
|                    | DP_OP_159J14_141_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_160J14_142_5098                 |                    |                |
|                    | DP_OP_160J14_142_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_161J14_143_5098                 |                    |                |
|                    | DP_OP_161J14_143_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_162J14_144_5098                 |                    |                |
|                    | DP_OP_162J14_144_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_163J14_145_5098                 |                    |                |
|                    | DP_OP_163J14_145_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_164J14_146_5098                 |                    |                |
|                    | DP_OP_164J14_146_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_165J14_147_5098                 |                    |                |
|                    | DP_OP_165J14_147_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_166J14_148_5098                 |                    |                |
|                    | DP_OP_166J14_148_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_167J14_149_5098                 |                    |                |
|                    | DP_OP_167J14_149_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_168J14_150_5098                 |                    |                |
|                    | DP_OP_168J14_150_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_169J14_151_5098                 |                    |                |
|                    | DP_OP_169J14_151_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_170J14_152_5098                 |                    |                |
|                    | DP_OP_170J14_152_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_171J14_153_5098                 |                    |                |
|                    | DP_OP_171J14_153_5098 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_4        | DW01_add       | width=11   | add_106_2 (butter_fly.sv:106) |
| add_x_5        | DW01_add       | width=11   | add_107_2 (butter_fly.sv:107) |
| sub_x_6        | DW01_sub       | width=11   | sub_108 (butter_fly.sv:108) |
| sub_x_7        | DW01_sub       | width=11   | sub_109 (butter_fly.sv:109) |
| add_x_8        | DW01_add       | width=11   | add_106_2_I2 (butter_fly.sv:106) |
| add_x_9        | DW01_add       | width=11   | add_107_2_I2 (butter_fly.sv:107) |
| sub_x_10       | DW01_sub       | width=11   | sub_108_I2 (butter_fly.sv:108) |
| sub_x_11       | DW01_sub       | width=11   | sub_109_I2 (butter_fly.sv:109) |
| add_x_12       | DW01_add       | width=11   | add_106_2_I3 (butter_fly.sv:106) |
| add_x_13       | DW01_add       | width=11   | add_107_2_I3 (butter_fly.sv:107) |
| sub_x_14       | DW01_sub       | width=11   | sub_108_I3 (butter_fly.sv:108) |
| sub_x_15       | DW01_sub       | width=11   | sub_109_I3 (butter_fly.sv:109) |
| add_x_16       | DW01_add       | width=11   | add_106_2_I4 (butter_fly.sv:106) |
| add_x_17       | DW01_add       | width=11   | add_107_2_I4 (butter_fly.sv:107) |
| sub_x_18       | DW01_sub       | width=11   | sub_108_I4 (butter_fly.sv:108) |
| sub_x_19       | DW01_sub       | width=11   | sub_109_I4 (butter_fly.sv:109) |
| add_x_20       | DW01_add       | width=11   | add_106_2_I5 (butter_fly.sv:106) |
| add_x_21       | DW01_add       | width=11   | add_107_2_I5 (butter_fly.sv:107) |
| sub_x_22       | DW01_sub       | width=11   | sub_108_I5 (butter_fly.sv:108) |
| sub_x_23       | DW01_sub       | width=11   | sub_109_I5 (butter_fly.sv:109) |
| add_x_24       | DW01_add       | width=11   | add_106_2_I6 (butter_fly.sv:106) |
| add_x_25       | DW01_add       | width=11   | add_107_2_I6 (butter_fly.sv:107) |
| sub_x_26       | DW01_sub       | width=11   | sub_108_I6 (butter_fly.sv:108) |
| sub_x_27       | DW01_sub       | width=11   | sub_109_I6 (butter_fly.sv:109) |
| add_x_28       | DW01_add       | width=11   | add_106_2_I7 (butter_fly.sv:106) |
| add_x_29       | DW01_add       | width=11   | add_107_2_I7 (butter_fly.sv:107) |
| sub_x_30       | DW01_sub       | width=11   | sub_108_I7 (butter_fly.sv:108) |
| sub_x_31       | DW01_sub       | width=11   | sub_109_I7 (butter_fly.sv:109) |
| add_x_32       | DW01_add       | width=11   | add_106_2_I8 (butter_fly.sv:106) |
| add_x_33       | DW01_add       | width=11   | add_107_2_I8 (butter_fly.sv:107) |
| sub_x_34       | DW01_sub       | width=11   | sub_108_I8 (butter_fly.sv:108) |
| sub_x_35       | DW01_sub       | width=11   | sub_109_I8 (butter_fly.sv:109) |
| add_x_36       | DW01_add       | width=11   | add_106_2_I9 (butter_fly.sv:106) |
| add_x_37       | DW01_add       | width=11   | add_107_2_I9 (butter_fly.sv:107) |
| sub_x_38       | DW01_sub       | width=11   | sub_108_I9 (butter_fly.sv:108) |
| sub_x_39       | DW01_sub       | width=11   | sub_109_I9 (butter_fly.sv:109) |
| add_x_40       | DW01_add       | width=11   | add_106_2_I10 (butter_fly.sv:106) |
| add_x_41       | DW01_add       | width=11   | add_107_2_I10 (butter_fly.sv:107) |
| sub_x_42       | DW01_sub       | width=11   | sub_108_I10 (butter_fly.sv:108) |
| sub_x_43       | DW01_sub       | width=11   | sub_109_I10 (butter_fly.sv:109) |
| add_x_44       | DW01_add       | width=11   | add_106_2_I11 (butter_fly.sv:106) |
| add_x_45       | DW01_add       | width=11   | add_107_2_I11 (butter_fly.sv:107) |
| sub_x_46       | DW01_sub       | width=11   | sub_108_I11 (butter_fly.sv:108) |
| sub_x_47       | DW01_sub       | width=11   | sub_109_I11 (butter_fly.sv:109) |
| add_x_48       | DW01_add       | width=11   | add_106_2_I12 (butter_fly.sv:106) |
| add_x_49       | DW01_add       | width=11   | add_107_2_I12 (butter_fly.sv:107) |
| sub_x_50       | DW01_sub       | width=11   | sub_108_I12 (butter_fly.sv:108) |
| sub_x_51       | DW01_sub       | width=11   | sub_109_I12 (butter_fly.sv:109) |
| add_x_52       | DW01_add       | width=11   | add_106_2_I13 (butter_fly.sv:106) |
| add_x_53       | DW01_add       | width=11   | add_107_2_I13 (butter_fly.sv:107) |
| sub_x_54       | DW01_sub       | width=11   | sub_108_I13 (butter_fly.sv:108) |
| sub_x_55       | DW01_sub       | width=11   | sub_109_I13 (butter_fly.sv:109) |
| add_x_56       | DW01_add       | width=11   | add_106_2_I14 (butter_fly.sv:106) |
| add_x_57       | DW01_add       | width=11   | add_107_2_I14 (butter_fly.sv:107) |
| sub_x_58       | DW01_sub       | width=11   | sub_108_I14 (butter_fly.sv:108) |
| sub_x_59       | DW01_sub       | width=11   | sub_109_I14 (butter_fly.sv:109) |
| add_x_60       | DW01_add       | width=11   | add_106_2_I15 (butter_fly.sv:106) |
| add_x_61       | DW01_add       | width=11   | add_107_2_I15 (butter_fly.sv:107) |
| sub_x_62       | DW01_sub       | width=11   | sub_108_I15 (butter_fly.sv:108) |
| sub_x_63       | DW01_sub       | width=11   | sub_109_I15 (butter_fly.sv:109) |
| add_x_64       | DW01_add       | width=11   | add_106_2_I16 (butter_fly.sv:106) |
| add_x_65       | DW01_add       | width=11   | add_107_2_I16 (butter_fly.sv:107) |
| sub_x_66       | DW01_sub       | width=11   | sub_108_I16 (butter_fly.sv:108) |
| sub_x_67       | DW01_sub       | width=11   | sub_109_I16 (butter_fly.sv:109) |
| add_x_69       | DW01_inc       | width=6    | add_167 (butter_fly.sv:167) |
| add_x_3        | DW01_add       | width=10   | add_111 (butter_fly.sv:111) |
                |                |            | add_136 (butter_fly.sv:136) |
                |                |            | add_90 (butter_fly.sv:90)  |
| add_x_1        | DW01_add       | width=8    | add_135 (butter_fly.sv:135) |
                |                |            | add_160_S2 (butter_fly.sv:160) |
             |                |            | add_88 (butter_fly.sv:88)  |
| add_x_2        | DW01_inc       | width=4    | add_124 (butter_fly.sv:124) |
                |                |            | add_159 (butter_fly.sv:159) |
                |                |            | add_89 (butter_fly.sv:89)  |
| add_x_68       | DW01_add       | width=8    | add_123 (butter_fly.sv:123) |
                |                |            | add_158 (butter_fly.sv:158) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_0_0_2
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/twiddle.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=2    | add_1170 (twiddle.sv:1170) |
| sub_x_3        | DW01_sub       | width=10   | sub_1178 (twiddle.sv:1178) |
| sub_x_4        | DW01_sub       | width=10   | sub_1178_I2 (twiddle.sv:1178) |
| sub_x_5        | DW01_sub       | width=10   | sub_1178_I3 (twiddle.sv:1178) |
| sub_x_6        | DW01_sub       | width=10   | sub_1178_I4 (twiddle.sv:1178) |
| sub_x_7        | DW01_sub       | width=10   | sub_1178_I5 (twiddle.sv:1178) |
| sub_x_8        | DW01_sub       | width=10   | sub_1178_I6 (twiddle.sv:1178) |
| sub_x_9        | DW01_sub       | width=10   | sub_1178_I7 (twiddle.sv:1178) |
| sub_x_10       | DW01_sub       | width=10   | sub_1178_I8 (twiddle.sv:1178) |
| sub_x_11       | DW01_sub       | width=10   | sub_1178_I9 (twiddle.sv:1178) |
| sub_x_12       | DW01_sub       | width=10   | sub_1178_I10 (twiddle.sv:1178) |
| sub_x_13       | DW01_sub       | width=10   | sub_1178_I11 (twiddle.sv:1178) |
| sub_x_14       | DW01_sub       | width=10   | sub_1178_I12 (twiddle.sv:1178) |
| sub_x_15       | DW01_sub       | width=10   | sub_1178_I13 (twiddle.sv:1178) |
| sub_x_16       | DW01_sub       | width=10   | sub_1178_I14 (twiddle.sv:1178) |
| sub_x_17       | DW01_sub       | width=10   | sub_1178_I15 (twiddle.sv:1178) |
| sub_x_18       | DW01_sub       | width=10   | sub_1178_I16 (twiddle.sv:1178) |
| add_x_1        | DW01_inc       | width=3    | add_1155 (twiddle.sv:1155) |
|                |                |            | add_1172 (twiddle.sv:1172) |
|                |                |            | add_1186 (twiddle.sv:1186) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0
****************************************

Resource Report for this hierarchy in file ./fft_fixed_valid/butter_fly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_4        | DW01_add       | width=10   | add_106_2 (butter_fly.sv:106) |
| add_x_5        | DW01_add       | width=10   | add_107_2 (butter_fly.sv:107) |
| sub_x_6        | DW01_sub       | width=10   | sub_108 (butter_fly.sv:108) |
| sub_x_7        | DW01_sub       | width=10   | sub_109 (butter_fly.sv:109) |
| add_x_8        | DW01_add       | width=10   | add_106_2_I2 (butter_fly.sv:106) |
| add_x_9        | DW01_add       | width=10   | add_107_2_I2 (butter_fly.sv:107) |
| sub_x_10       | DW01_sub       | width=10   | sub_108_I2 (butter_fly.sv:108) |
| sub_x_11       | DW01_sub       | width=10   | sub_109_I2 (butter_fly.sv:109) |
| add_x_12       | DW01_add       | width=10   | add_106_2_I3 (butter_fly.sv:106) |
| add_x_13       | DW01_add       | width=10   | add_107_2_I3 (butter_fly.sv:107) |
| sub_x_14       | DW01_sub       | width=10   | sub_108_I3 (butter_fly.sv:108) |
| sub_x_15       | DW01_sub       | width=10   | sub_109_I3 (butter_fly.sv:109) |
| add_x_16       | DW01_add       | width=10   | add_106_2_I4 (butter_fly.sv:106) |
| add_x_17       | DW01_add       | width=10   | add_107_2_I4 (butter_fly.sv:107) |
| sub_x_18       | DW01_sub       | width=10   | sub_108_I4 (butter_fly.sv:108) |
| sub_x_19       | DW01_sub       | width=10   | sub_109_I4 (butter_fly.sv:109) |
| add_x_20       | DW01_add       | width=10   | add_106_2_I5 (butter_fly.sv:106) |
| add_x_21       | DW01_add       | width=10   | add_107_2_I5 (butter_fly.sv:107) |
| sub_x_22       | DW01_sub       | width=10   | sub_108_I5 (butter_fly.sv:108) |
| sub_x_23       | DW01_sub       | width=10   | sub_109_I5 (butter_fly.sv:109) |
| add_x_24       | DW01_add       | width=10   | add_106_2_I6 (butter_fly.sv:106) |
| add_x_25       | DW01_add       | width=10   | add_107_2_I6 (butter_fly.sv:107) |
| sub_x_26       | DW01_sub       | width=10   | sub_108_I6 (butter_fly.sv:108) |
| sub_x_27       | DW01_sub       | width=10   | sub_109_I6 (butter_fly.sv:109) |
| add_x_28       | DW01_add       | width=10   | add_106_2_I7 (butter_fly.sv:106) |
| add_x_29       | DW01_add       | width=10   | add_107_2_I7 (butter_fly.sv:107) |
| sub_x_30       | DW01_sub       | width=10   | sub_108_I7 (butter_fly.sv:108) |
| sub_x_31       | DW01_sub       | width=10   | sub_109_I7 (butter_fly.sv:109) |
| add_x_32       | DW01_add       | width=10   | add_106_2_I8 (butter_fly.sv:106) |
| add_x_33       | DW01_add       | width=10   | add_107_2_I8 (butter_fly.sv:107) |
| sub_x_34       | DW01_sub       | width=10   | sub_108_I8 (butter_fly.sv:108) |
| sub_x_35       | DW01_sub       | width=10   | sub_109_I8 (butter_fly.sv:109) |
| add_x_36       | DW01_add       | width=10   | add_106_2_I9 (butter_fly.sv:106) |
| add_x_37       | DW01_add       | width=10   | add_107_2_I9 (butter_fly.sv:107) |
| sub_x_38       | DW01_sub       | width=10   | sub_108_I9 (butter_fly.sv:108) |
| sub_x_39       | DW01_sub       | width=10   | sub_109_I9 (butter_fly.sv:109) |
| add_x_40       | DW01_add       | width=10   | add_106_2_I10 (butter_fly.sv:106) |
| add_x_41       | DW01_add       | width=10   | add_107_2_I10 (butter_fly.sv:107) |
| sub_x_42       | DW01_sub       | width=10   | sub_108_I10 (butter_fly.sv:108) |
| sub_x_43       | DW01_sub       | width=10   | sub_109_I10 (butter_fly.sv:109) |
| add_x_44       | DW01_add       | width=10   | add_106_2_I11 (butter_fly.sv:106) |
| add_x_45       | DW01_add       | width=10   | add_107_2_I11 (butter_fly.sv:107) |
| sub_x_46       | DW01_sub       | width=10   | sub_108_I11 (butter_fly.sv:108) |
| sub_x_47       | DW01_sub       | width=10   | sub_109_I11 (butter_fly.sv:109) |
| add_x_48       | DW01_add       | width=10   | add_106_2_I12 (butter_fly.sv:106) |
| add_x_49       | DW01_add       | width=10   | add_107_2_I12 (butter_fly.sv:107) |
| sub_x_50       | DW01_sub       | width=10   | sub_108_I12 (butter_fly.sv:108) |
| sub_x_51       | DW01_sub       | width=10   | sub_109_I12 (butter_fly.sv:109) |
| add_x_52       | DW01_add       | width=10   | add_106_2_I13 (butter_fly.sv:106) |
| add_x_53       | DW01_add       | width=10   | add_107_2_I13 (butter_fly.sv:107) |
| sub_x_54       | DW01_sub       | width=10   | sub_108_I13 (butter_fly.sv:108) |
| sub_x_55       | DW01_sub       | width=10   | sub_109_I13 (butter_fly.sv:109) |
| add_x_56       | DW01_add       | width=10   | add_106_2_I14 (butter_fly.sv:106) |
| add_x_57       | DW01_add       | width=10   | add_107_2_I14 (butter_fly.sv:107) |
| sub_x_58       | DW01_sub       | width=10   | sub_108_I14 (butter_fly.sv:108) |
| sub_x_59       | DW01_sub       | width=10   | sub_109_I14 (butter_fly.sv:109) |
| add_x_60       | DW01_add       | width=10   | add_106_2_I15 (butter_fly.sv:106) |
| add_x_61       | DW01_add       | width=10   | add_107_2_I15 (butter_fly.sv:107) |
| sub_x_62       | DW01_sub       | width=10   | sub_108_I15 (butter_fly.sv:108) |
| sub_x_63       | DW01_sub       | width=10   | sub_109_I15 (butter_fly.sv:109) |
| add_x_64       | DW01_add       | width=10   | add_106_2_I16 (butter_fly.sv:106) |
| add_x_65       | DW01_add       | width=10   | add_107_2_I16 (butter_fly.sv:107) |
| sub_x_66       | DW01_sub       | width=10   | sub_108_I16 (butter_fly.sv:108) |
| sub_x_67       | DW01_sub       | width=10   | sub_109_I16 (butter_fly.sv:109) |
| add_x_69       | DW01_inc       | width=6    | add_167 (butter_fly.sv:167) |
| add_x_3        | DW01_add       | width=10   | add_111 (butter_fly.sv:111) |
                |                |            | add_136 (butter_fly.sv:136) |
                |                |            | add_90 (butter_fly.sv:90)  |
| add_x_1        | DW01_add       | width=9    | add_135 (butter_fly.sv:135) |
                |                |            | add_160_S2 (butter_fly.sv:160) |
             |                |            | add_88 (butter_fly.sv:88)  |
| add_x_2        | DW01_inc       | width=5    | add_124 (butter_fly.sv:124) |
                |                |            | add_159 (butter_fly.sv:159) |
                |                |            | add_89 (butter_fly.sv:89)  |
| add_x_68       | DW01_add       | width=9    | add_123 (butter_fly.sv:123) |
                |                |            | add_158 (butter_fly.sv:158) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
===============================================================================

1
 
****************************************
Report : reference
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:50 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
fft_cbfp_module0              56555.845963       1  56555.845963  b, h, n
fft_cbfp_module1               4135.492803       1   4135.492803  b, h, n
final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16
                               2794.300784       1   2794.300784  b, h, n
shift_processor_IN_WIDTH20_OUT_WIDTH12
                                925.958378       1    925.958378  b, h, n
shift_processor_IN_WIDTH23_OUT_WIDTH14
                                891.367177       1    891.367177  b, h, n
shift_processor_IN_WIDTH23_OUT_WIDTH15
                                902.572781       1    902.572781  b, h, n
stage_0_0_2                     847.101584       1    847.101584  b, h, n
stage_0_1_2                    7945.118273       1   7945.118273  b, h, n
stage_1_0_2                     943.288781       1    943.288781  b, h, n
stage_1_1_2                    5097.991117       1   5097.991117  b, h, n
stage_2_0_2                     645.609578       1    645.609578  b, h, n
stage_2_1_2                    1944.902371       1   1944.902371  b, h, n
stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0
                              24003.438945       1  24003.438945  b, h, n
stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0
                              15276.573371       1  15276.573371  b, h, n
stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
                               5119.984721       1   5119.984721  b, h, n
stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
                               3872.404737       1   3872.404737  b, h, n
stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1
                               9465.391053       1   9465.391053  b, h, n
stage_buffer_und2_IN_WIDTH15_OUT_WIDTH16_BLK_SIZE16
                               1459.303178       1   1459.303178  b, h, n
stage_buffer_und4_IN_WIDTH13_OUT_WIDTH14_BLK_SIZE16
                               1317.667184       1   1317.667184  b, h, n
stage_buffer_und8_IN_WIDTH12_OUT_WIDTH13_BLK_SIZE16
                               1179.441583       1   1179.441583  b, h, n
stage_buffer_und16_IN_WIDTH14_OUT_WIDTH15_BLK_SIZE16
                               1464.940783       1   1464.940783  b, h, n
streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16
                              31237.523337       1  31237.523337  b, h, n
twidle0_3_IN_WIDTH14_OUT_WIDTH23
                              14253.175073       1  14253.175073  b, h, n
twidle1_3_IN_WIDTH15_OUT_WIDTH25
                               8106.659878       1   8106.659878  b, h, n
-----------------------------------------------------------------------------
Total 24 references                                 200386.053432
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:50 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                   2939   dr, h        1001000.00    clk
rstn                 26693   h            1001000.00    rstn
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:02 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'clk')
  Endpoint: u_twidle1_3/dout_i_reg_15__23_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 f
  clk (in)                                                0.00 #   500.00 f
  u_twidle1_3/clk (twidle1_3_IN_WIDTH15_OUT_WIDTH25)      0.00 #   500.00 f
  u_twidle1_3/clk_gate_dout_i_reg_15_/CLK (SNPS_CLOCK_GATE_HIGH_twidle1_3_IN_WIDTH15_OUT_WIDTH25)
                                                          0.00 #   500.00 f
  u_twidle1_3/clk_gate_dout_i_reg_15_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                       2131.65 #  2631.65 f
  u_twidle1_3/clk_gate_dout_i_reg_15_/ENCLK (SNPS_CLOCK_GATE_HIGH_twidle1_3_IN_WIDTH15_OUT_WIDTH25)
                                                          0.00    2631.65 f
  u_twidle1_3/dout_i_reg_15__23_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00    2631.65 f
  data arrival time                                               2631.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port)
  Endpoint: u_cbfp/clk_gate_block_storage_imag_reg_5__0_/latch
            (gating element for clock clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rstn (in)                                               0.00 #     0.00 r
  u_cbfp/rstn (fft_cbfp_module0)                          0.00 #     0.00 r
  u_cbfp/U28813/Z (SC7P5T_AN2X2_A_CSC20L)                18.16 #    18.16 r
  u_cbfp/U28814/Z (SC7P5T_BUFX2_A_CSC20L)                19.97      38.13 r
  u_cbfp/U28837/Z (SC7P5T_INVX2_CSC20L)                  28.45      66.58 f
  u_cbfp/U404/Z (SC7P5T_NR2X1_MR_CSC20L)                 20.71      87.29 r
  u_cbfp/clk_gate_block_storage_imag_reg_5__0_/EN (SNPS_CLOCK_GATE_HIGH_fft_cbfp_module0_407)
                                                          0.00      87.29 r
  u_cbfp/clk_gate_block_storage_imag_reg_5__0_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00      87.29 r
  data arrival time                                                 87.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : i_valid
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: i_valid (input port)
  Endpoint: u_stage_0_0_1/clk_gate_ram_i_reg_47_/latch
            (gating element for clock clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  i_valid (in)                                            0.00       0.00 r
  u_stage_0_0_1/i_valid (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6398/Z (SC7P5T_ND2X1_MR_CSC20L)         14.35      14.35 f
  u_stage_0_0_1/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)         20.01      34.36 r
  u_stage_0_0_1/U13508/Z (SC7P5T_ND2X1_MR_CSC20L)        23.24      57.59 f
  u_stage_0_0_1/U13509/Z (SC7P5T_INVX2_CSC20L)           19.18      76.78 r
  u_stage_0_0_1/U13510/Z (SC7P5T_ND3IAX2_CSC20L)         28.22     105.00 f
  u_stage_0_0_1/U13511/Z (SC7P5T_OR2X2_A_CSC20L)         30.39     135.39 f
  u_stage_0_0_1/U22815/Z (SC7P5T_NR3X1_L_CSC20L)         17.88     153.27 r
  u_stage_0_0_1/clk_gate_ram_i_reg_47_/EN (SNPS_CLOCK_GATE_HIGH_stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0_465)
                                                          0.00     153.27 r
  u_stage_0_0_1/clk_gate_ram_i_reg_47_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00     153.27 r
  data arrival time                                                153.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[143] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[143] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[143] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15452/Z (SC7P5T_INVX2_CSC20L)            3.67       3.67 f
  u_stage_0_0_1/U15453/Z (SC7P5T_NR2X1_MR_CSC20L)        20.27      23.94 r
  u_stage_0_0_1/U15455/Z (SC7P5T_NR2X2_MR_CSC20L)        16.44      40.38 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     32.75      73.13 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     101.42 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     134.01 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     142.50 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     142.50 f
  data arrival time                                                142.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[142] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[142] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[142] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15112/Z (SC7P5T_OA22IA1A2X2_CSC20L)     25.10      25.10 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        14.77      39.87 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79      66.66 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38      98.04 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     126.33 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     158.92 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     167.41 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     167.41 f
  data arrival time                                                167.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[141] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[141] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[141] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13328/Z (SC7P5T_INVX2_CSC20L)            5.35       5.35 r
  u_stage_0_0_1/U13356/Z (SC7P5T_OA22IA1A2X1_CSC20L)     29.97      35.32 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        19.86      55.18 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69      69.87 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97      81.83 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     108.62 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     140.00 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     168.29 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     200.88 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     209.37 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     209.37 f
  data arrival time                                                209.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[140] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[140] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[140] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13375/Z (SC7P5T_INVX2_CSC20L)            4.32       4.32 f
  u_stage_0_0_1/U13377/Z (SC7P5T_AO22IA1A2X1_CSC20L)     23.85      28.17 f
  u_stage_0_0_1/U2690/Z (SC7P5T_INVX1_CSC20L)            18.33      46.50 r
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        16.39      62.89 f
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16      77.05 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76      92.81 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69     107.50 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97     119.47 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     146.25 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     177.63 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     205.93 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     238.51 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     247.01 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     247.01 f
  data arrival time                                                247.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[139] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[139] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[139] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13396/Z (SC7P5T_INVX2_CSC20L)            4.50       4.50 r
  u_stage_0_0_1/U13484/Z (SC7P5T_ND2X1_MR_CSC20L)        15.91      20.42 f
  u_stage_0_0_1/U13485/Z (SC7P5T_OAI21X1_CSC20L)         16.41      36.82 r
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39      55.22 f
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16      69.38 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76      85.14 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69      99.82 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97     111.79 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     138.58 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     169.96 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     198.25 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     230.84 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     239.33 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     239.33 f
  data arrival time                                                239.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[138] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[138] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[138] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13417/Z (SC7P5T_INVX2_CSC20L)            4.42       4.42 r
  u_stage_0_0_1/U13418/Z (SC7P5T_AOI22X1_CSC20L)         19.08      23.50 f
  u_stage_0_0_1/U13482/Z (SC7P5T_ND2X1_MR_CSC20L)        18.17      41.67 r
  u_stage_0_0_1/U13483/Z (SC7P5T_ND2X1_MR_CSC20L)        23.71      65.37 f
  u_stage_0_0_1/U13485/Z (SC7P5T_OAI21X1_CSC20L)         25.10      90.47 r
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     108.87 f
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16     123.03 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76     138.79 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69     153.47 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97     165.44 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     192.23 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     223.61 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     251.90 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     284.49 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     292.98 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     292.98 f
  data arrival time                                                292.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[137] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[137] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[137] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13438/Z (SC7P5T_INVX2_CSC20L)            4.45       4.45 r
  u_stage_0_0_1/U13439/Z (SC7P5T_AOI22X1_CSC20L)         18.56      23.01 f
  u_stage_0_0_1/U13480/Z (SC7P5T_ND2X1_MR_CSC20L)        20.15      43.15 r
  u_stage_0_0_1/U13481/Z (SC7P5T_ND2X1_MR_CSC20L)        17.00      60.15 f
  u_stage_0_0_1/U13482/Z (SC7P5T_ND2X1_MR_CSC20L)        13.85      74.00 r
  u_stage_0_0_1/U13483/Z (SC7P5T_ND2X1_MR_CSC20L)        23.71      97.70 f
  u_stage_0_0_1/U13485/Z (SC7P5T_OAI21X1_CSC20L)         25.10     122.80 r
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     141.20 f
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16     155.36 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76     171.12 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69     185.81 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97     197.77 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     224.56 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     255.94 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     284.23 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     316.82 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     325.31 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     325.31 f
  data arrival time                                                325.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[136] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[136] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[136] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13459/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60       9.60 r
  u_stage_0_0_1/U13479/Z (SC7P5T_OAI22X1_CSC20L)         23.24      32.84 f
  u_stage_0_0_1/U13480/Z (SC7P5T_ND2X1_MR_CSC20L)        19.17      52.01 r
  u_stage_0_0_1/U13481/Z (SC7P5T_ND2X1_MR_CSC20L)        17.00      69.00 f
  u_stage_0_0_1/U13482/Z (SC7P5T_ND2X1_MR_CSC20L)        13.85      82.85 r
  u_stage_0_0_1/U13483/Z (SC7P5T_ND2X1_MR_CSC20L)        23.71     106.56 f
  u_stage_0_0_1/U13485/Z (SC7P5T_OAI21X1_CSC20L)         25.10     131.66 r
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     150.05 f
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16     164.21 r
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76     179.97 f
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69     194.66 r
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        11.97     206.63 f
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     233.41 f
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     264.79 f
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          28.29     293.09 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           32.59     325.67 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     334.17 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     334.17 f
  data arrival time                                                334.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[135] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[135] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[135] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13478/Z (SC7P5T_ND2X1_MR_CSC20L)        22.83      22.83 f
  u_stage_0_0_1/U13479/Z (SC7P5T_OAI22X1_CSC20L)         32.90      55.73 r
  u_stage_0_0_1/U13480/Z (SC7P5T_ND2X1_MR_CSC20L)        23.75      79.48 f
  u_stage_0_0_1/U13481/Z (SC7P5T_ND2X1_MR_CSC20L)        16.51      95.99 r
  u_stage_0_0_1/U13482/Z (SC7P5T_ND2X1_MR_CSC20L)        16.12     112.11 f
  u_stage_0_0_1/U13483/Z (SC7P5T_ND2X1_MR_CSC20L)        19.83     131.94 r
  u_stage_0_0_1/U13485/Z (SC7P5T_OAI21X1_CSC20L)         20.57     152.51 f
  u_stage_0_0_1/U13486/Z (SC7P5T_ND2X1_MR_CSC20L)        14.59     167.10 r
  u_stage_0_0_1/U13487/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69     182.78 f
  u_stage_0_0_1/U13488/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88     196.66 r
  u_stage_0_0_1/U15114/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05     212.71 f
  u_stage_0_0_1/U15115/Z (SC7P5T_NR2X1_MR_CSC20L)        19.58     232.29 r
  u_stage_0_0_1/U15433/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     255.31 r
  u_stage_0_0_1/U15456/Z (SC7P5T_AO22IA1A2X2_CSC20L)     29.31     284.62 r
  u_stage_0_0_1/U4650/Z (SC7P5T_OAI21X1_CSC20L)          25.97     310.59 f
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           29.91     340.50 f
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             9.18     349.68 r
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     349.68 r
  data arrival time                                                349.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[134] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[134] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[134] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15253/Z (SC7P5T_INVX2_CSC20L)            6.22       6.22 r
  u_stage_0_0_1/U15265/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.32      39.53 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        27.67      67.20 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26      90.46 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     116.49 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     139.18 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     139.18 r
  data arrival time                                                139.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[133] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[133] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[133] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2665/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.26 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     120.35 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     146.39 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     169.07 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     169.07 r
  data arrival time                                                169.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[132] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[132] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[132] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10749/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U10750/Z (SC7P5T_NR2X2_MR_CSC20L)        16.82      32.53 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          14.35      46.88 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81      69.69 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      92.46 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     110.85 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     136.68 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     159.94 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     185.97 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     208.66 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     208.66 r
  data arrival time                                                208.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[131] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[131] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[131] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2664/Z (SC7P5T_AO22IA1A2X1_CSC20L)      26.19      26.19 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        19.21      45.40 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74      62.14 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85      80.99 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     103.80 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     126.57 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     144.96 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     170.80 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     194.05 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     220.08 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     242.77 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     242.77 r
  data arrival time                                                242.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[130] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[130] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[130] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9200/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9201/Z (SC7P5T_NR2X2_MR_CSC20L)         17.26      32.96 r
  u_stage_0_0_1/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)         14.62      47.58 f
  u_stage_0_0_1/U13304/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92      66.50 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67      84.17 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74     100.91 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85     119.76 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     142.57 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     165.34 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     183.73 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     209.57 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     232.82 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     258.85 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     281.54 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     281.54 r
  data arrival time                                                281.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[129] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[129] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[129] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9215/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U9216/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2427/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U2400/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.55      80.29 r
  u_stage_0_0_1/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)         18.15      98.44 f
  u_stage_0_0_1/U13304/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     117.36 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     135.03 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74     151.77 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85     170.62 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     193.43 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     216.20 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     234.59 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     260.43 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     283.68 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     309.71 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     332.40 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     332.40 r
  data arrival time                                                332.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[128] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[128] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[128] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9231/Z (SC7P5T_AO22IA1A2X2_CSC20L)      24.24      24.24 r
  u_stage_0_0_1/U13302/Z (SC7P5T_ND2X1_MR_CSC20L)        21.98      46.22 f
  u_stage_0_0_1/U13303/Z (SC7P5T_OAI21X1_CSC20L)         18.53      64.75 r
  u_stage_0_0_1/U2427/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58      84.33 f
  u_stage_0_0_1/U2400/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.55     106.88 r
  u_stage_0_0_1/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)         18.15     125.03 f
  u_stage_0_0_1/U13304/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     143.95 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     161.62 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74     178.36 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85     197.21 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     220.02 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     242.79 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     261.18 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     287.02 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     310.27 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     336.30 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     358.99 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     358.99 r
  data arrival time                                                358.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[127] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[127] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[127] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7128/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7129/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7144/Z (SC7P5T_INVX2_CSC20L)             9.35      39.85 r
  u_stage_0_0_1/U13300/Z (SC7P5T_ND2X1_MR_CSC20L)        13.39      53.23 f
  u_stage_0_0_1/U13301/Z (SC7P5T_OAI21X1_L_CSC20L)       16.80      70.03 r
  u_stage_0_0_1/U13302/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      93.99 f
  u_stage_0_0_1/U13303/Z (SC7P5T_OAI21X1_CSC20L)         18.53     112.52 r
  u_stage_0_0_1/U2427/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     132.10 f
  u_stage_0_0_1/U2400/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.55     154.65 r
  u_stage_0_0_1/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)         18.15     172.80 f
  u_stage_0_0_1/U13304/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     191.72 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     209.39 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74     226.13 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85     244.98 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     267.79 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     290.56 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     308.95 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     334.79 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     358.04 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     384.07 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     406.76 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.76 r
  data arrival time                                                406.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[126] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_113__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[126] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[126] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13298/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13299/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U13300/Z (SC7P5T_ND2X1_MR_CSC20L)        16.43      33.05 f
  u_stage_0_0_1/U13301/Z (SC7P5T_OAI21X1_L_CSC20L)       16.80      49.85 r
  u_stage_0_0_1/U13302/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      73.81 f
  u_stage_0_0_1/U13303/Z (SC7P5T_OAI21X1_CSC20L)         18.53      92.34 r
  u_stage_0_0_1/U2427/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     111.92 f
  u_stage_0_0_1/U2400/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.55     134.47 r
  u_stage_0_0_1/U2390/Z (SC7P5T_NR2X1_MR_CSC20L)         18.15     152.62 f
  u_stage_0_0_1/U13304/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     171.53 r
  u_stage_0_0_1/U13305/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     189.21 f
  u_stage_0_0_1/U13306/Z (SC7P5T_OAI21X1_CSC20L)         16.74     205.94 r
  u_stage_0_0_1/U289/Z (SC7P5T_NR2X1_MR_CSC20L)          18.85     224.80 f
  u_stage_0_0_1/U15250/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     247.61 r
  u_stage_0_0_1/U15251/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     270.38 f
  u_stage_0_0_1/U15252/Z (SC7P5T_OAI21X1_CSC20L)         18.39     288.77 r
  u_stage_0_0_1/U15266/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     314.60 f
  u_stage_0_0_1/U15709/Z (SC7P5T_OAI21X2_CSC20L)         23.26     337.86 r
  u_stage_0_0_1/U22531/Z (SC7P5T_AOI21X2_CSC20L)         26.03     363.89 f
  u_stage_0_0_1/U1845/Z (SC7P5T_OAI21X1_CSC20L)          22.69     386.57 r
  u_stage_0_0_1/sub_buf_i_reg_113__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     386.57 r
  data arrival time                                                386.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[125] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[125] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[125] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12879/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12880/Z (SC7P5T_OAI22X1_CSC20L)         29.99      33.67 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        30.56      64.23 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23      85.46 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     113.17 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     143.08 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     151.25 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     151.25 r
  data arrival time                                                151.25
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[124] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[124] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[124] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12206/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U12207/Z (SC7P5T_ND2IAX1_CSC20L)         16.97      22.37 f
  u_stage_0_0_1/U12209/Z (SC7P5T_ND2X1_MR_CSC20L)        21.21      43.58 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        21.04      64.62 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66      83.28 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     108.72 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     129.95 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     157.66 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     187.57 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     195.74 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     195.74 r
  data arrival time                                                195.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[123] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[123] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[123] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2588/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.84      28.84 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.91      52.75 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04      71.79 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.30 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.96 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     139.41 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     160.64 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     188.35 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     218.25 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     226.43 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     226.43 r
  data arrival time                                                226.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[122] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[122] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[122] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10619/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U10620/Z (SC7P5T_ND2IAX1_CSC20L)         14.27      19.67 f
  u_stage_0_0_1/U10622/Z (SC7P5T_ND2X1_MR_CSC20L)        19.42      39.09 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        21.01      60.11 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66      78.77 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     101.81 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     120.85 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     144.36 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     163.02 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     188.47 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     209.69 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     237.40 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     267.31 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     275.49 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     275.49 r
  data arrival time                                                275.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[121] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[121] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[121] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2581/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14773/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15039/Z (SC7P5T_OAI21X1_CSC20L)         18.62      71.49 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.01 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.67 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     136.71 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     155.75 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     179.27 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     197.93 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     223.37 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     244.60 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     272.31 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     302.22 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     310.39 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     310.39 r
  data arrival time                                                310.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[120] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[120] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[120] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9086/Z (SC7P5T_AN2X2_CSC20L)            15.72      15.72 f
  u_stage_0_0_1/U9087/Z (SC7P5T_NR2X2_MR_CSC20L)         18.19      33.91 r
  u_stage_0_0_1/U14771/Z (SC7P5T_NR2X2_MR_CSC20L)        11.43      45.34 f
  u_stage_0_0_1/U14772/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.78      67.12 r
  u_stage_0_0_1/U14773/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      89.90 f
  u_stage_0_0_1/U15039/Z (SC7P5T_OAI21X1_CSC20L)         18.62     108.51 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     132.03 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66     150.69 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     173.73 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     192.77 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     216.29 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     234.95 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     260.39 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     281.62 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     309.33 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     339.24 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     347.41 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     347.41 r
  data arrival time                                                347.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[119] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[119] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[119] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8355/Z (SC7P5T_INVX2_CSC20L)             6.19       6.19 f
  u_stage_0_0_1/U8356/Z (SC7P5T_OAI22X1_CSC20L)          25.03      31.21 r
  u_stage_0_0_1/U14164/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      55.90 f
  u_stage_0_0_1/U14770/Z (SC7P5T_OAI21X1_CSC20L)         21.37      77.27 r
  u_stage_0_0_1/U14771/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15      92.42 f
  u_stage_0_0_1/U14772/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.78     114.20 r
  u_stage_0_0_1/U14773/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     136.97 f
  u_stage_0_0_1/U15039/Z (SC7P5T_OAI21X1_CSC20L)         18.62     155.59 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     179.11 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66     197.77 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     220.81 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     239.85 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     263.36 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     282.03 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     307.47 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     328.70 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     356.41 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     386.32 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     394.49 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     394.49 r
  data arrival time                                                394.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[118] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[118] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[118] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U5572/Z (SC7P5T_NR2X1_MR_CSC20L)         13.38      13.38 r
  u_stage_0_0_1/U8062/Z (SC7P5T_ND2IAX2_CSC20L)          23.44      36.82 r
  u_stage_0_0_1/U14163/Z (SC7P5T_ND2X1_MR_CSC20L)        15.35      52.17 f
  u_stage_0_0_1/U5686/Z (SC7P5T_OAI21X1_CSC20L)          16.41      68.58 r
  u_stage_0_0_1/U14164/Z (SC7P5T_ND2X1_MR_CSC20L)        23.06      91.64 f
  u_stage_0_0_1/U14770/Z (SC7P5T_OAI21X1_CSC20L)         21.37     113.01 r
  u_stage_0_0_1/U14771/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15     128.16 f
  u_stage_0_0_1/U14772/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.78     149.94 r
  u_stage_0_0_1/U14773/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     172.72 f
  u_stage_0_0_1/U15039/Z (SC7P5T_OAI21X1_CSC20L)         18.62     191.33 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     214.85 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66     233.51 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     256.55 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     275.59 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     299.11 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     317.77 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     343.21 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     364.44 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     392.15 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     422.06 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     430.23 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     430.23 r
  data arrival time                                                430.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[117] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_162__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[117] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[117] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14161/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14162/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14163/Z (SC7P5T_ND2X1_MR_CSC20L)        16.92      33.53 f
  u_stage_0_0_1/U5686/Z (SC7P5T_OAI21X1_CSC20L)          16.41      49.94 r
  u_stage_0_0_1/U14164/Z (SC7P5T_ND2X1_MR_CSC20L)        23.06      73.00 f
  u_stage_0_0_1/U14770/Z (SC7P5T_OAI21X1_CSC20L)         21.37      94.37 r
  u_stage_0_0_1/U14771/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15     109.52 f
  u_stage_0_0_1/U14772/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.78     131.31 r
  u_stage_0_0_1/U14773/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     154.08 f
  u_stage_0_0_1/U15039/Z (SC7P5T_OAI21X1_CSC20L)         18.62     172.70 r
  u_stage_0_0_1/U15040/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     196.21 f
  u_stage_0_0_1/U15041/Z (SC7P5T_OAI21X1_CSC20L)         18.66     214.87 r
  u_stage_0_0_1/U15042/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     237.91 f
  u_stage_0_0_1/U5687/Z (SC7P5T_OAI21X1_CSC20L)          19.04     256.95 r
  u_stage_0_0_1/U15346/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     280.47 f
  u_stage_0_0_1/U15347/Z (SC7P5T_OAI21X1_CSC20L)         18.66     299.13 r
  u_stage_0_0_1/U15348/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     324.57 f
  u_stage_0_0_1/U15349/Z (SC7P5T_OAI21X2_CSC20L)         21.23     345.80 r
  u_stage_0_0_1/U4624/Z (SC7P5T_OAI21X1_CSC20L)          27.71     373.51 f
  u_stage_0_0_1/U4622/Z (SC7P5T_OA21X1_CSC20L)           29.91     403.42 f
  u_stage_0_0_1/U4623/Z (SC7P5T_INVX1_CSC20L)             8.17     411.59 r
  u_stage_0_0_1/sub_buf_i_reg_162__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     411.59 r
  data arrival time                                                411.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[116] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[116] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[116] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12843/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12844/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65      74.95 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     109.69 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     142.83 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     150.53 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     150.53 f
  data arrival time                                                150.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[115] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[115] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[115] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2562/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15126/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.94 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.21 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     142.94 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     176.09 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     183.79 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     183.79 f
  data arrival time                                                183.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[114] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[114] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[114] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U66/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11268/Z (SC7P5T_ND2IAX2_CSC20L)         24.50      37.40 r
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.07 f
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         20.00      76.07 r
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64      92.71 f
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.97 r
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.43 f
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         21.55     149.98 r
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.79     178.77 f
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           32.98     211.75 f
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             8.40     220.15 r
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     220.15 r
  data arrival time                                                220.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[113] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[113] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[113] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11280/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U11281/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         29.49      56.95 r
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        14.67      71.62 f
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36      84.98 r
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.37 f
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.84 r
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.88 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.50 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65     179.15 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     213.89 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     247.03 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     254.73 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     254.73 f
  data arrival time                                                254.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[112] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[112] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[112] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9882/Z (SC7P5T_AN2X2_A_CSC20L)          21.67      21.67 r
  u_stage_0_0_1/U9883/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      31.27 f
  u_stage_0_0_1/U9886/Z (SC7P5T_INVX2_CSC20L)            10.67      41.94 r
  u_stage_0_0_1/U13323/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      59.20 f
  u_stage_0_0_1/U13324/Z (SC7P5T_OAI21X1_CSC20L)         17.92      77.12 r
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41      97.53 f
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     114.65 r
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     132.60 f
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         20.00     152.60 r
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     169.24 f
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     184.50 r
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     204.96 f
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         21.55     226.51 r
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.79     255.31 f
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           32.98     288.28 f
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             8.40     296.69 r
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     296.69 r
  data arrival time                                                296.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[111] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[111] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[111] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2614/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U13313/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U13321/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U13322/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      69.95 f
  u_stage_0_0_1/U13323/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19      82.13 r
  u_stage_0_0_1/U13324/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.91 f
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     128.77 r
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        14.67     143.44 f
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36     156.81 r
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         23.38     180.19 f
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     201.66 r
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     212.70 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     226.32 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65     250.97 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     285.71 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     318.86 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     326.55 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     326.55 f
  data arrival time                                                326.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[110] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[110] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[110] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U7963/Z (SC7P5T_INVX2_CSC20L)             7.33       7.33 r
  u_stage_0_0_1/U7965/Z (SC7P5T_OAI22X1_CSC20L)          25.34      32.67 f
  u_stage_0_0_1/U13319/Z (SC7P5T_ND2X1_MR_CSC20L)        19.68      52.35 r
  u_stage_0_0_1/U13320/Z (SC7P5T_OAI21X1_CSC20L)         24.51      76.86 f
  u_stage_0_0_1/U13321/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52      98.38 r
  u_stage_0_0_1/U13322/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     109.43 f
  u_stage_0_0_1/U13323/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     121.62 r
  u_stage_0_0_1/U13324/Z (SC7P5T_OAI21X1_CSC20L)         19.78     141.40 f
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     168.26 r
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        14.67     182.93 f
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36     196.29 r
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         23.38     219.68 f
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     241.15 r
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     252.19 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     265.81 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65     290.46 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     325.20 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     358.34 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     366.04 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     366.04 f
  data arrival time                                                366.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[109] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[109] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[109] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U7979/Z (SC7P5T_ND2X1_MR_CSC20L)          7.59       7.59 r
  u_stage_0_0_1/U8167/Z (SC7P5T_NR2IAX2_CSC20L)          21.62      29.22 r
  u_stage_0_0_1/U8168/Z (SC7P5T_INVX2_CSC20L)             8.68      37.90 f
  u_stage_0_0_1/U13317/Z (SC7P5T_ND2X1_MR_CSC20L)         9.81      47.71 r
  u_stage_0_0_1/U13318/Z (SC7P5T_OAI21X1_L_CSC20L)       24.43      72.14 f
  u_stage_0_0_1/U13319/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      92.97 r
  u_stage_0_0_1/U13320/Z (SC7P5T_OAI21X1_CSC20L)         24.51     117.48 f
  u_stage_0_0_1/U13321/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     139.00 r
  u_stage_0_0_1/U13322/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     150.05 f
  u_stage_0_0_1/U13323/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     162.24 r
  u_stage_0_0_1/U13324/Z (SC7P5T_OAI21X1_CSC20L)         19.78     182.02 f
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     208.87 r
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        14.67     223.55 f
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36     236.91 r
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         23.38     260.30 f
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     281.77 r
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     292.81 f
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     306.42 r
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         24.65     331.08 f
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     365.81 r
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           33.15     398.96 r
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             7.70     406.66 f
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.66 f
  data arrival time                                                406.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[108] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[108] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[108] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13315/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13316/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U13317/Z (SC7P5T_ND2X1_MR_CSC20L)        16.37      32.99 f
  u_stage_0_0_1/U13318/Z (SC7P5T_OAI21X1_L_CSC20L)       16.78      49.77 r
  u_stage_0_0_1/U13319/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      73.69 f
  u_stage_0_0_1/U13320/Z (SC7P5T_OAI21X1_CSC20L)         21.37      95.06 r
  u_stage_0_0_1/U13321/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     111.71 f
  u_stage_0_0_1/U13322/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     126.96 r
  u_stage_0_0_1/U13323/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     145.03 f
  u_stage_0_0_1/U13324/Z (SC7P5T_OAI21X1_CSC20L)         17.92     162.95 r
  u_stage_0_0_1/U2296/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     183.36 f
  u_stage_0_0_1/U13325/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     200.48 r
  u_stage_0_0_1/U13326/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     218.44 f
  u_stage_0_0_1/U15128/Z (SC7P5T_OAI21X1_CSC20L)         20.00     238.44 r
  u_stage_0_0_1/U15129/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     255.08 f
  u_stage_0_0_1/U15466/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     270.33 r
  u_stage_0_0_1/U15467/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     290.80 f
  u_stage_0_0_1/U15670/Z (SC7P5T_OAI21X2_CSC20L)         21.55     312.35 r
  u_stage_0_0_1/U4627/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.79     341.14 f
  u_stage_0_0_1/U4625/Z (SC7P5T_OA21X1_CSC20L)           32.98     374.12 f
  u_stage_0_0_1/U4626/Z (SC7P5T_INVX1_CSC20L)             8.40     382.52 r
  u_stage_0_0_1/sub_buf_i_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     382.52 r
  data arrival time                                                382.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[107] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[107] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[107] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15319/Z (SC7P5T_INVX2_CSC20L)            5.23       5.23 f
  u_stage_0_0_1/U15330/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.73      38.96 f
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        24.60      63.56 r
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         25.37      88.93 f
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        38.11     127.03 r
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          21.55     148.58 f
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     148.58 f
  data arrival time                                                148.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[106] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[106] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[106] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15312/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U15313/Z (SC7P5T_OAI22X1_CSC20L)         23.01      27.48 f
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         26.10      53.58 r
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         17.66      71.24 f
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        15.80      87.05 r
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         25.37     112.41 f
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        38.11     150.52 r
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          21.55     172.07 f
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     172.07 f
  data arrival time                                                172.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[105] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[105] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[105] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10961/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10962/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10974/Z (SC7P5T_INVX2_CSC20L)           10.66      41.16 r
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.41 f
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         17.92      76.33 r
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         18.54      94.87 f
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         22.09     116.96 r
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        23.47     140.43 f
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         21.57     162.00 r
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        31.50     193.50 f
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          22.80     216.30 r
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     216.30 r
  data arrival time                                                216.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[104] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[104] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[104] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2666/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U14916/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19      82.12 r
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.90 f
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         23.64     125.54 r
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         17.66     143.20 f
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        15.80     159.01 r
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         25.37     184.38 f
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        38.11     222.48 r
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          21.55     244.03 f
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     244.03 f
  data arrival time                                                244.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[103] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[103] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[103] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U232/Z (SC7P5T_NR2X1_MR_CSC20L)          13.38      13.38 r
  u_stage_0_0_1/U8845/Z (SC7P5T_ND2IAX2_CSC20L)          24.72      38.10 r
  u_stage_0_0_1/U14677/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U14918/Z (SC7P5T_OAI21X1_CSC20L)         20.00      76.81 r
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      93.45 f
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     108.70 r
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     126.77 f
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         17.92     144.69 r
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         18.54     163.22 f
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         22.09     185.31 r
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        23.47     208.79 f
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         21.57     230.35 r
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        31.50     261.86 f
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          22.80     284.66 r
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     284.66 r
  data arrival time                                                284.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[102] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[102] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[102] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8869/Z (SC7P5T_INVX2_CSC20L)             4.47       4.47 r
  u_stage_0_0_1/U8870/Z (SC7P5T_OAI22X1_CSC20L)          23.01      27.48 f
  u_stage_0_0_1/U2423/Z (SC7P5T_NR2X1_MR_CSC20L)         29.50      56.99 r
  u_stage_0_0_1/U14676/Z (SC7P5T_NR2X2_MR_CSC20L)        14.68      71.66 f
  u_stage_0_0_1/U14677/Z (SC7P5T_ND2X1_MR_CSC20L)        13.37      85.03 r
  u_stage_0_0_1/U14918/Z (SC7P5T_OAI21X1_CSC20L)         23.39     108.41 f
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.88 r
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.92 f
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     153.11 r
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         19.78     172.89 f
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         23.64     196.53 r
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         17.66     214.19 f
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        15.80     230.00 r
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         25.37     255.37 f
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        38.11     293.47 r
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          21.55     315.02 f
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     315.02 f
  data arrival time                                                315.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[101] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[101] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_i[101] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2663/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U14528/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U14529/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2423/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74      96.25 f
  u_stage_0_0_1/U14676/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     113.38 r
  u_stage_0_0_1/U14677/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     131.34 f
  u_stage_0_0_1/U14918/Z (SC7P5T_OAI21X1_CSC20L)         20.00     151.34 r
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     167.97 f
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.22 r
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     201.29 f
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         17.92     219.21 r
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         18.54     237.75 f
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         22.09     259.84 r
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        23.47     283.31 f
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         21.57     304.88 r
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        31.50     336.38 f
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          22.80     359.19 r
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     359.19 r
  data arrival time                                                359.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[100] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[100] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_i[100] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U7077/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U7078/Z (SC7P5T_NR2X2_MR_CSC20L)         13.68      29.39 r
  u_stage_0_0_1/U7095/Z (SC7P5T_INVX2_CSC20L)             8.93      38.32 f
  u_stage_0_0_1/U14111/Z (SC7P5T_ND2X1_MR_CSC20L)         9.91      48.22 r
  u_stage_0_0_1/U14527/Z (SC7P5T_OAI21X1_L_CSC20L)       24.43      72.65 f
  u_stage_0_0_1/U14528/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      93.49 r
  u_stage_0_0_1/U14529/Z (SC7P5T_OAI21X1_CSC20L)         21.50     114.99 f
  u_stage_0_0_1/U2423/Z (SC7P5T_NR2X1_MR_CSC20L)         27.00     141.98 r
  u_stage_0_0_1/U14676/Z (SC7P5T_NR2X2_MR_CSC20L)        14.68     156.66 f
  u_stage_0_0_1/U14677/Z (SC7P5T_ND2X1_MR_CSC20L)        13.37     170.02 r
  u_stage_0_0_1/U14918/Z (SC7P5T_OAI21X1_CSC20L)         23.39     193.41 f
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     214.88 r
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     225.92 f
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     238.10 r
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         19.78     257.89 f
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         23.64     281.53 r
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         17.66     299.19 f
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        15.80     314.99 r
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         25.37     340.36 f
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        38.11     378.47 r
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          21.55     400.01 f
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     400.01 f
  data arrival time                                                400.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[99] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_196__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[99] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[99] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14109/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14110/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14111/Z (SC7P5T_ND2X1_MR_CSC20L)        16.43      33.05 f
  u_stage_0_0_1/U14527/Z (SC7P5T_OAI21X1_L_CSC20L)       16.80      49.84 r
  u_stage_0_0_1/U14528/Z (SC7P5T_ND2X1_MR_CSC20L)        23.97      73.81 f
  u_stage_0_0_1/U14529/Z (SC7P5T_OAI21X1_CSC20L)         19.45      93.26 r
  u_stage_0_0_1/U2423/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74     114.00 f
  u_stage_0_0_1/U14676/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     131.13 r
  u_stage_0_0_1/U14677/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     149.09 f
  u_stage_0_0_1/U14918/Z (SC7P5T_OAI21X1_CSC20L)         20.00     169.09 r
  u_stage_0_0_1/U14919/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     185.73 f
  u_stage_0_0_1/U15316/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     200.98 r
  u_stage_0_0_1/U15317/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     219.05 f
  u_stage_0_0_1/U15318/Z (SC7P5T_OAI21X1_CSC20L)         17.92     236.97 r
  u_stage_0_0_1/U2217/Z (SC7P5T_NR2X1_MR_CSC20L)         18.54     255.50 f
  u_stage_0_0_1/U2196/Z (SC7P5T_NR2X1_MR_CSC20L)         22.09     277.59 r
  u_stage_0_0_1/U15331/Z (SC7P5T_ND2X1_MR_CSC20L)        23.47     301.07 f
  u_stage_0_0_1/U22516/Z (SC7P5T_OAI21X2_CSC20L)         21.57     322.63 r
  u_stage_0_0_1/U282/Z (SC7P5T_AOI21X1_MR_CSC20L)        31.50     354.14 f
  u_stage_0_0_1/U1177/Z (SC7P5T_OAI21X1_CSC20L)          22.80     376.94 r
  u_stage_0_0_1/sub_buf_i_reg_196__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     376.94 r
  data arrival time                                                376.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[98] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[98] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[98] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15399/Z (SC7P5T_INVX2_CSC20L)            5.23       5.23 f
  u_stage_0_0_1/U15410/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.79      39.02 f
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        23.86      62.88 r
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         26.84      89.72 f
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         31.10     120.83 r
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          19.37     140.20 f
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     140.20 f
  data arrival time                                                140.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[97] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[97] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[97] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2589/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39      71.26 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     120.35 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     147.71 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     168.94 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     168.94 r
  data arrival time                                                168.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[96] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[96] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[96] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11107/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U11108/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        11.47      45.47 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87      67.35 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.12 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     108.51 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.34 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     157.59 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     184.95 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     206.18 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     206.18 r
  data arrival time                                                206.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[95] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[95] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[95] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2608/Z (SC7P5T_AO22IA1A2X1_CSC20L)      26.19      26.19 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        19.21      45.40 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83      64.23 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      79.60 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     101.48 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     124.25 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     142.64 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     168.47 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     191.72 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     219.08 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     240.31 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     240.31 r
  data arrival time                                                240.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[94] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[94] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[94] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9436/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9437/Z (SC7P5T_NR2X2_MR_CSC20L)         15.55      31.26 r
  u_stage_0_0_1/U4730/Z (SC7P5T_NR2X1_MR_CSC20L)         12.39      43.64 f
  u_stage_0_0_1/U15002/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.13      61.77 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67      79.44 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83      98.27 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     113.64 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     135.51 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     158.29 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     176.68 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     202.51 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     225.76 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     253.12 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     274.35 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     274.35 r
  data arrival time                                                274.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[93] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[93] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[93] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9451/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U9452/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U4731/Z (SC7P5T_AOI21X1_MR_CSC20L)       19.92      77.67 r
  u_stage_0_0_1/U4730/Z (SC7P5T_NR2X1_MR_CSC20L)         15.27      92.94 f
  u_stage_0_0_1/U15002/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.13     111.06 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     128.74 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83     147.56 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     162.93 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     184.81 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     207.58 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     225.97 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     251.81 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     275.05 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     302.42 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     323.64 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     323.64 r
  data arrival time                                                323.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[92] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[92] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[92] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9467/Z (SC7P5T_AO22IA1A2X2_CSC20L)      24.24      24.24 r
  u_stage_0_0_1/U14156/Z (SC7P5T_ND2X1_MR_CSC20L)        21.98      46.22 f
  u_stage_0_0_1/U14780/Z (SC7P5T_OAI21X1_CSC20L)         18.53      64.75 r
  u_stage_0_0_1/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58      84.33 f
  u_stage_0_0_1/U4731/Z (SC7P5T_AOI21X1_MR_CSC20L)       19.92     104.26 r
  u_stage_0_0_1/U4730/Z (SC7P5T_NR2X1_MR_CSC20L)         15.27     119.53 f
  u_stage_0_0_1/U15002/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.13     137.65 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     155.33 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83     174.15 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     189.52 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     211.40 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     234.17 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     252.56 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     278.39 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     301.64 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     329.01 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     350.23 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     350.23 r
  data arrival time                                                350.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[91] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[91] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[91] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7844/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7845/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7860/Z (SC7P5T_INVX2_CSC20L)             9.35      39.85 r
  u_stage_0_0_1/U14114/Z (SC7P5T_ND2X1_MR_CSC20L)        13.39      53.23 f
  u_stage_0_0_1/U14155/Z (SC7P5T_OAI21X1_L_CSC20L)       16.80      70.03 r
  u_stage_0_0_1/U14156/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      93.99 f
  u_stage_0_0_1/U14780/Z (SC7P5T_OAI21X1_CSC20L)         18.53     112.52 r
  u_stage_0_0_1/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     132.10 f
  u_stage_0_0_1/U4731/Z (SC7P5T_AOI21X1_MR_CSC20L)       19.92     152.03 r
  u_stage_0_0_1/U4730/Z (SC7P5T_NR2X1_MR_CSC20L)         15.27     167.30 f
  u_stage_0_0_1/U15002/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.13     185.42 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     203.10 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83     221.92 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     237.29 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     259.17 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     281.94 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     300.33 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     326.17 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     349.41 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     376.78 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     398.00 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     398.00 r
  data arrival time                                                398.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[90] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_213__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[90] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[90] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14112/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14113/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14114/Z (SC7P5T_ND2X1_MR_CSC20L)        16.43      33.05 f
  u_stage_0_0_1/U14155/Z (SC7P5T_OAI21X1_L_CSC20L)       16.80      49.85 r
  u_stage_0_0_1/U14156/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      73.81 f
  u_stage_0_0_1/U14780/Z (SC7P5T_OAI21X1_CSC20L)         18.53      92.34 r
  u_stage_0_0_1/U2421/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     111.92 f
  u_stage_0_0_1/U4731/Z (SC7P5T_AOI21X1_MR_CSC20L)       19.92     131.84 r
  u_stage_0_0_1/U4730/Z (SC7P5T_NR2X1_MR_CSC20L)         15.27     147.11 f
  u_stage_0_0_1/U15002/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.13     165.24 r
  u_stage_0_0_1/U15003/Z (SC7P5T_ND2X1_MR_CSC20L)        17.67     182.91 f
  u_stage_0_0_1/U15004/Z (SC7P5T_OAI21X1_CSC20L)         18.83     201.74 r
  u_stage_0_0_1/U15005/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     217.11 f
  u_stage_0_0_1/U15397/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     238.98 r
  u_stage_0_0_1/U15398/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     261.76 f
  u_stage_0_0_1/U5685/Z (SC7P5T_OAI21X1_CSC20L)          18.39     280.14 r
  u_stage_0_0_1/U15411/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     305.98 f
  u_stage_0_0_1/U15634/Z (SC7P5T_OAI21X2_CSC20L)         23.25     329.23 r
  u_stage_0_0_1/U15685/Z (SC7P5T_AOI21X2_CSC20L)         27.36     356.59 f
  u_stage_0_0_1/U1155/Z (SC7P5T_OAI21X1_CSC20L)          21.23     377.82 r
  u_stage_0_0_1/sub_buf_i_reg_213__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     377.82 r
  data arrival time                                                377.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[89] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[89] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[89] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13074/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U13075/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65      74.95 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     109.69 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     142.23 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     149.90 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     149.90 f
  data arrival time                                                149.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[88] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[88] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[88] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2649/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15067/Z (SC7P5T_INVX2_CSC20L)           14.89      44.33 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        14.78      59.11 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      70.15 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69      83.84 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.49 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     143.22 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     175.77 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     183.44 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     183.44 f
  data arrival time                                                183.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[87] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[87] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[87] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U69/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11786/Z (SC7P5T_ND2IAX2_CSC20L)         24.49      37.39 r
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.06 f
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.08 r
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      92.71 f
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.96 r
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.42 f
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         21.57     150.00 r
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.95     178.95 f
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           31.78     210.72 f
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             8.34     219.06 r
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     219.06 r
  data arrival time                                                219.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[86] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[86] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[86] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10667/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10678/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.62 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69     154.82 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     179.47 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     214.20 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     246.75 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     254.42 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     254.42 f
  data arrival time                                                254.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[85] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[85] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[85] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10541/Z (SC7P5T_AN2X2_A_CSC20L)         21.67      21.67 r
  u_stage_0_0_1/U10542/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      31.27 f
  u_stage_0_0_1/U10544/Z (SC7P5T_INVX2_CSC20L)           10.67      41.94 r
  u_stage_0_0_1/U14805/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      59.20 f
  u_stage_0_0_1/U15056/Z (SC7P5T_OAI21X1_CSC20L)         17.87      77.07 r
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41      97.48 f
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        17.21     114.69 r
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     132.77 f
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         20.02     152.79 r
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     169.42 f
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     184.67 r
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     205.14 f
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         21.57     226.71 r
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.95     255.66 f
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           31.78     287.44 f
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             8.34     295.78 r
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     295.78 r
  data arrival time                                                295.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[84] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[84] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[84] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9331/Z (SC7P5T_OA22IA1A2X2_CSC20L)      25.41      25.41 r
  u_stage_0_0_1/U14801/Z (SC7P5T_INVX2_CSC20L)           11.97      37.38 f
  u_stage_0_0_1/U14803/Z (SC7P5T_NR2X2_MR_CSC20L)        13.85      51.23 r
  u_stage_0_0_1/U14804/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      62.28 f
  u_stage_0_0_1/U14805/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11      74.40 r
  u_stage_0_0_1/U15056/Z (SC7P5T_OAI21X1_CSC20L)         19.78      94.18 f
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     121.03 r
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     135.74 f
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     149.11 r
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         23.38     172.50 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     193.97 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     205.01 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69     218.70 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     243.35 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     278.08 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     310.63 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     318.30 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     318.30 f
  data arrival time                                                318.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[83] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[83] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[83] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8415/Z (SC7P5T_INVX2_CSC20L)             7.43       7.43 r
  u_stage_0_0_1/U8417/Z (SC7P5T_OAI22X1_CSC20L)          25.41      32.84 f
  u_stage_0_0_1/U14202/Z (SC7P5T_ND2X1_MR_CSC20L)        19.71      52.55 r
  u_stage_0_0_1/U14802/Z (SC7P5T_OAI21X1_CSC20L)         24.51      77.06 f
  u_stage_0_0_1/U14803/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52      98.58 r
  u_stage_0_0_1/U14804/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     109.63 f
  u_stage_0_0_1/U14805/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11     121.75 r
  u_stage_0_0_1/U15056/Z (SC7P5T_OAI21X1_CSC20L)         19.78     141.53 f
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     168.38 r
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     183.09 f
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     196.46 r
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         23.38     219.85 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     241.32 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     252.36 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69     266.05 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     290.70 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     325.43 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     357.98 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     365.65 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     365.65 f
  data arrival time                                                365.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[82] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[82] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[82] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U7929/Z (SC7P5T_ND2X1_MR_CSC20L)          7.59       7.59 r
  u_stage_0_0_1/U7930/Z (SC7P5T_NR2IAX2_CSC20L)          21.62      29.22 r
  u_stage_0_0_1/U7931/Z (SC7P5T_INVX2_CSC20L)             8.69      37.91 f
  u_stage_0_0_1/U14126/Z (SC7P5T_ND2X1_MR_CSC20L)         9.81      47.72 r
  u_stage_0_0_1/U5684/Z (SC7P5T_OAI21X1_L_CSC20L)        24.43      72.15 f
  u_stage_0_0_1/U14202/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      92.98 r
  u_stage_0_0_1/U14802/Z (SC7P5T_OAI21X1_CSC20L)         24.51     117.49 f
  u_stage_0_0_1/U14803/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     139.01 r
  u_stage_0_0_1/U14804/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     150.06 f
  u_stage_0_0_1/U14805/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11     162.18 r
  u_stage_0_0_1/U15056/Z (SC7P5T_OAI21X1_CSC20L)         19.78     181.96 f
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     208.81 r
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     223.52 f
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     236.89 r
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         23.38     260.28 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     281.75 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     292.79 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69     306.48 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     331.13 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     365.86 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     398.41 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     406.08 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.08 f
  data arrival time                                                406.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[81] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[81] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[81] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14124/Z (SC7P5T_INVX2_CSC20L)            4.48       4.48 r
  u_stage_0_0_1/U14125/Z (SC7P5T_NR2X1_MR_CSC20L)         7.94      12.42 f
  u_stage_0_0_1/U14126/Z (SC7P5T_ND2X1_MR_CSC20L)        10.88      23.30 r
  u_stage_0_0_1/U5684/Z (SC7P5T_OAI21X1_L_CSC20L)        24.43      47.73 f
  u_stage_0_0_1/U14202/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      68.56 r
  u_stage_0_0_1/U14802/Z (SC7P5T_OAI21X1_CSC20L)         24.51      93.07 f
  u_stage_0_0_1/U14803/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     114.59 r
  u_stage_0_0_1/U14804/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     125.64 f
  u_stage_0_0_1/U14805/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11     137.76 r
  u_stage_0_0_1/U15056/Z (SC7P5T_OAI21X1_CSC20L)         19.78     157.54 f
  u_stage_0_0_1/U2297/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     184.39 r
  u_stage_0_0_1/U15057/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     199.10 f
  u_stage_0_0_1/U15058/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     212.48 r
  u_stage_0_0_1/U15069/Z (SC7P5T_OAI21X1_CSC20L)         23.38     235.86 f
  u_stage_0_0_1/U15070/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     257.33 r
  u_stage_0_0_1/U15472/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     268.37 f
  u_stage_0_0_1/U15473/Z (SC7P5T_ND2X1_MR_CSC20L)        13.69     282.06 r
  u_stage_0_0_1/U15673/Z (SC7P5T_OAI21X2_CSC20L)         24.65     306.71 f
  u_stage_0_0_1/U4630/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.74     341.45 r
  u_stage_0_0_1/U4628/Z (SC7P5T_OA21X1_CSC20L)           32.55     373.99 r
  u_stage_0_0_1/U4629/Z (SC7P5T_INVX1_CSC20L)             7.67     381.66 f
  u_stage_0_0_1/sub_buf_i_reg_54__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     381.66 f
  data arrival time                                                381.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[80] (input port)
  Endpoint: u_stage_0_0_1/sreg_i2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[80] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[80] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13114/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U13115/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U2600/Z (SC7P5T_INVX1_CSC20L)            17.73      45.56 r
  u_stage_0_0_1/U4415/Z (SC7P5T_AOI21X1_MR_CSC20L)       18.54      64.10 f
  u_stage_0_0_1/U4413/Z (SC7P5T_OA21X2_CSC20L)           21.96      86.06 f
  u_stage_0_0_1/U4414/Z (SC7P5T_INVX2_CSC20L)             6.21      92.28 r
  u_stage_0_0_1/U13117/Z (SC7P5T_ND3X1_CSC20L)           15.57     107.84 f
  u_stage_0_0_1/U13118/Z (SC7P5T_NR3X1_L_CSC20L)         20.22     128.07 r
  u_stage_0_0_1/U13119/Z (SC7P5T_ND3X1_CSC20L)           19.74     147.81 f
  u_stage_0_0_1/sreg_i2_reg_7__9_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     147.81 f
  data arrival time                                                147.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[79] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_215__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[79] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[79] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12704/Z (SC7P5T_ND2X1_MR_CSC20L)        12.05      12.05 f
  u_stage_0_0_1/U12706/Z (SC7P5T_NR2IAX2_CSC20L)         23.86      35.91 f
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          19.22      55.12 r
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      16.09      71.21 f
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        19.18      90.39 r
  u_stage_0_0_1/U15650/Z (SC7P5T_OAI21X2_CSC20L)         26.31     116.69 f
  u_stage_0_0_1/U15683/Z (SC7P5T_AOI21X2_CSC20L)         30.88     147.57 r
  u_stage_0_0_1/U1164/Z (SC7P5T_OAI21X1_CSC20L)          19.37     166.94 f
  u_stage_0_0_1/sub_buf_i_reg_215__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     166.94 f
  data arrival time                                                166.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[78] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[78] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[78] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U11927/Z (SC7P5T_ND2X1_MR_CSC20L)        11.55      11.55 f
  u_stage_0_0_1/U11928/Z (SC7P5T_NR2IAX2_CSC20L)         21.32      32.87 f
  u_stage_0_0_1/U11930/Z (SC7P5T_INVX2_CSC20L)           11.11      43.98 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        17.37      61.34 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55      79.89 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49      98.38 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     121.06 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     146.52 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     169.05 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     194.79 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     217.53 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     217.53 r
  data arrival time                                                217.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[77] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[77] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[77] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11308/Z (SC7P5T_ND2X1_MR_CSC20L)         7.98       7.98 r
  u_stage_0_0_1/U11309/Z (SC7P5T_NR2IAX2_CSC20L)         25.91      33.89 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        11.06      44.95 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87      66.82 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76      89.58 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     108.13 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     126.62 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     149.30 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     174.76 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     197.29 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     223.03 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     245.77 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     245.77 r
  data arrival time                                                245.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[76] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[76] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[76] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2618/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14684/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U14911/Z (SC7P5T_OAI21X1_CSC20L)         20.64      73.51 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      88.88 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     110.76 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76     133.52 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     152.07 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     170.56 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     193.24 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     218.69 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     241.22 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     266.96 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     289.70 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     289.70 r
  data arrival time                                                289.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[75] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[75] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[75] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9641/Z (SC7P5T_INVX2_CSC20L)             3.69       3.69 f
  u_stage_0_0_1/U9643/Z (SC7P5T_OAI22X1_CSC20L)          25.39      29.07 r
  u_stage_0_0_1/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)         19.94      49.02 f
  u_stage_0_0_1/U2464/Z (SC7P5T_NR2X1_MR_CSC20L)         21.99      71.00 r
  u_stage_0_0_1/U14684/Z (SC7P5T_ND2X1_MR_CSC20L)        21.08      92.08 f
  u_stage_0_0_1/U14911/Z (SC7P5T_OAI21X1_CSC20L)         20.64     112.72 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     128.09 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     149.97 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76     172.73 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     191.28 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     209.77 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     232.44 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     257.90 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     280.43 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     306.17 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     328.91 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     328.91 r
  data arrival time                                                328.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[74] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[74] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[74] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2570/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U14536/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U14537/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)         18.87      94.38 f
  u_stage_0_0_1/U2464/Z (SC7P5T_NR2X1_MR_CSC20L)         21.99     116.36 r
  u_stage_0_0_1/U14684/Z (SC7P5T_ND2X1_MR_CSC20L)        21.08     137.45 f
  u_stage_0_0_1/U14911/Z (SC7P5T_OAI21X1_CSC20L)         20.64     158.08 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     173.45 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     195.33 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76     218.09 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     236.64 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     255.13 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     277.81 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     303.26 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     325.79 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     351.53 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     374.27 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     374.27 r
  data arrival time                                                374.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[73] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[73] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[73] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2585/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.24      28.24 r
  u_stage_0_0_1/U14105/Z (SC7P5T_ND2X1_MR_CSC20L)        19.80      48.04 f
  u_stage_0_0_1/U14535/Z (SC7P5T_OAI21X1_L_CSC20L)       17.04      65.08 r
  u_stage_0_0_1/U14536/Z (SC7P5T_ND2X1_MR_CSC20L)        24.27      89.35 f
  u_stage_0_0_1/U14537/Z (SC7P5T_OAI21X1_CSC20L)         19.45     108.80 r
  u_stage_0_0_1/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)         18.87     127.67 f
  u_stage_0_0_1/U2464/Z (SC7P5T_NR2X1_MR_CSC20L)         21.99     149.66 r
  u_stage_0_0_1/U14684/Z (SC7P5T_ND2X1_MR_CSC20L)        21.08     170.74 f
  u_stage_0_0_1/U14911/Z (SC7P5T_OAI21X1_CSC20L)         20.64     191.38 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     206.75 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     228.62 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76     251.38 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     269.93 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     288.42 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     311.10 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     336.56 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     359.08 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     384.82 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     407.56 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     407.56 r
  data arrival time                                                407.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[72] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_119__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[72] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[72] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14104/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U5682/Z (SC7P5T_NR2X1_MR_CSC20L)         12.93      16.61 r
  u_stage_0_0_1/U14105/Z (SC7P5T_ND2X1_MR_CSC20L)        16.38      32.99 f
  u_stage_0_0_1/U14535/Z (SC7P5T_OAI21X1_L_CSC20L)       17.04      50.03 r
  u_stage_0_0_1/U14536/Z (SC7P5T_ND2X1_MR_CSC20L)        24.27      74.30 f
  u_stage_0_0_1/U14537/Z (SC7P5T_OAI21X1_CSC20L)         19.45      93.76 r
  u_stage_0_0_1/U2481/Z (SC7P5T_NR2X1_MR_CSC20L)         18.87     112.62 f
  u_stage_0_0_1/U2464/Z (SC7P5T_NR2X1_MR_CSC20L)         21.99     134.61 r
  u_stage_0_0_1/U14684/Z (SC7P5T_ND2X1_MR_CSC20L)        21.08     155.69 f
  u_stage_0_0_1/U14911/Z (SC7P5T_OAI21X1_CSC20L)         20.64     176.33 r
  u_stage_0_0_1/U14912/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     191.70 f
  u_stage_0_0_1/U5683/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     213.57 r
  u_stage_0_0_1/U15338/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76     236.33 f
  u_stage_0_0_1/U15339/Z (SC7P5T_OAI21X1_CSC20L)         18.55     254.88 r
  u_stage_0_0_1/U288/Z (SC7P5T_NR2X1_MR_CSC20L)          18.49     273.37 f
  u_stage_0_0_1/U15340/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.68     296.05 r
  u_stage_0_0_1/U15341/Z (SC7P5T_ND2X1_MR_CSC20L)        25.46     321.51 f
  u_stage_0_0_1/U15342/Z (SC7P5T_OAI21X2_CSC20L)         22.53     344.04 r
  u_stage_0_0_1/U22205/Z (SC7P5T_OAI21X2_CSC20L)         25.74     369.78 f
  u_stage_0_0_1/U5947/Z (SC7P5T_OAI21X1_CSC20L)          22.74     392.52 r
  u_stage_0_0_1/sub_buf_i_reg_119__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     392.52 r
  data arrival time                                                392.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[71] (input port)
  Endpoint: u_stage_0_0_1/sreg_i2_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[71] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[71] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12918/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12919/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U2503/Z (SC7P5T_INVX1_CSC20L)            17.75      45.58 r
  u_stage_0_0_1/U4412/Z (SC7P5T_AOI21X1_MR_CSC20L)       18.55      64.13 f
  u_stage_0_0_1/U4410/Z (SC7P5T_OA21X2_CSC20L)           21.97      86.10 f
  u_stage_0_0_1/U4411/Z (SC7P5T_INVX2_CSC20L)             6.21      92.31 r
  u_stage_0_0_1/U12933/Z (SC7P5T_ND3X1_CSC20L)           15.57     107.88 f
  u_stage_0_0_1/U12934/Z (SC7P5T_NR3X1_L_CSC20L)         20.23     128.11 r
  u_stage_0_0_1/U12935/Z (SC7P5T_ND3X1_CSC20L)           19.74     147.84 f
  u_stage_0_0_1/sreg_i2_reg_8__9_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     147.84 f
  data arrival time                                                147.84
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[70] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[70] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[70] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2566/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15363/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         21.07     104.62 f
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          27.73     132.35 r
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           32.57     164.92 r
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             8.49     173.41 f
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     173.41 f
  data arrival time                                                173.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[69] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[69] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[69] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U65/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11560/Z (SC7P5T_ND2IAX2_CSC20L)         24.50      37.41 r
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.07 f
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.09 r
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64      92.73 f
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.98 r
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.45 f
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         18.94     147.38 r
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          26.47     173.85 f
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           29.91     203.76 f
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             9.18     212.94 r
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     212.94 r
  data arrival time                                                212.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[68] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[68] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[68] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10999/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U11010/Z (SC7P5T_OAI22X1_CSC20L)         22.38      26.85 f
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         29.40      56.25 r
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        14.66      70.91 f
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36      84.26 r
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         23.38     107.65 f
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.12 r
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.16 f
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     153.78 r
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         21.07     174.85 f
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          27.73     202.58 r
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           32.57     235.14 r
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             8.49     243.64 f
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     243.64 f
  data arrival time                                                243.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[67] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[67] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[67] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10131/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10132/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10135/Z (SC7P5T_INVX2_CSC20L)           10.66      41.16 r
  u_stage_0_0_1/U14761/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.41 f
  u_stage_0_0_1/U15019/Z (SC7P5T_OAI21X1_CSC20L)         17.92      76.33 r
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37      96.70 f
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        17.09     113.79 r
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     131.87 f
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         20.02     151.89 r
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     168.53 f
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.79 r
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     204.25 f
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         18.94     223.19 r
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          26.47     249.65 f
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           29.91     279.56 f
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             9.18     288.74 r
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     288.74 r
  data arrival time                                                288.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[66] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[66] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[66] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2584/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U14757/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U14759/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U14760/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      69.95 f
  u_stage_0_0_1/U14761/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19      82.13 r
  u_stage_0_0_1/U15019/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.91 f
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     128.77 r
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        14.66     143.43 f
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36     156.79 r
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         23.38     180.17 f
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     201.64 r
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     212.68 f
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     226.30 r
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         21.07     247.37 f
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          27.73     275.10 r
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           32.57     307.66 r
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             8.49     316.16 f
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     316.16 f
  data arrival time                                                316.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[65] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[65] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[65] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8192/Z (SC7P5T_INVX2_CSC20L)             5.29       5.29 f
  u_stage_0_0_1/U8194/Z (SC7P5T_OAI22X1_CSC20L)          24.52      29.82 r
  u_stage_0_0_1/U14183/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      54.49 f
  u_stage_0_0_1/U14758/Z (SC7P5T_OAI21X1_CSC20L)         21.37      75.86 r
  u_stage_0_0_1/U14759/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65      92.51 f
  u_stage_0_0_1/U14760/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     107.76 r
  u_stage_0_0_1/U14761/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     125.83 f
  u_stage_0_0_1/U15019/Z (SC7P5T_OAI21X1_CSC20L)         17.92     143.75 r
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     164.13 f
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        17.09     181.22 r
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     199.30 f
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         20.02     219.32 r
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     235.96 f
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     251.21 r
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     271.67 f
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         18.94     290.61 r
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          26.47     317.08 f
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           29.91     346.99 f
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             9.18     356.16 r
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     356.16 r
  data arrival time                                                356.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[64] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[64] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[64] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8208/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U8459/Z (SC7P5T_NR2IAX2_CSC20L)          21.27      32.79 f
  u_stage_0_0_1/U8460/Z (SC7P5T_INVX2_CSC20L)             9.73      42.52 r
  u_stage_0_0_1/U14181/Z (SC7P5T_ND2X1_MR_CSC20L)        13.50      56.02 f
  u_stage_0_0_1/U14182/Z (SC7P5T_OAI21X1_L_CSC20L)       16.78      72.80 r
  u_stage_0_0_1/U14183/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      96.73 f
  u_stage_0_0_1/U14758/Z (SC7P5T_OAI21X1_CSC20L)         21.37     118.10 r
  u_stage_0_0_1/U14759/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     134.74 f
  u_stage_0_0_1/U14760/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     150.00 r
  u_stage_0_0_1/U14761/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     168.07 f
  u_stage_0_0_1/U15019/Z (SC7P5T_OAI21X1_CSC20L)         17.92     185.99 r
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     206.36 f
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        17.09     223.45 r
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     241.53 f
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         20.02     261.55 r
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     278.19 f
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     293.45 r
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     313.91 f
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         18.94     332.84 r
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          26.47     359.31 f
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           29.91     389.22 f
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             9.18     398.40 r
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     398.40 r
  data arrival time                                                398.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[63] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[63] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[63] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14179/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14180/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14181/Z (SC7P5T_ND2X1_MR_CSC20L)        16.37      32.99 f
  u_stage_0_0_1/U14182/Z (SC7P5T_OAI21X1_L_CSC20L)       16.78      49.77 r
  u_stage_0_0_1/U14183/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      73.70 f
  u_stage_0_0_1/U14758/Z (SC7P5T_OAI21X1_CSC20L)         21.37      95.07 r
  u_stage_0_0_1/U14759/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     111.71 f
  u_stage_0_0_1/U14760/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     126.97 r
  u_stage_0_0_1/U14761/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     145.04 f
  u_stage_0_0_1/U15019/Z (SC7P5T_OAI21X1_CSC20L)         17.92     162.96 r
  u_stage_0_0_1/U2356/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     183.33 f
  u_stage_0_0_1/U15020/Z (SC7P5T_NR2X2_MR_CSC20L)        17.09     200.42 r
  u_stage_0_0_1/U15021/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     218.50 f
  u_stage_0_0_1/U15365/Z (SC7P5T_OAI21X1_CSC20L)         20.02     238.52 r
  u_stage_0_0_1/U15366/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     255.16 f
  u_stage_0_0_1/U15367/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     270.41 r
  u_stage_0_0_1/U15368/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     290.88 f
  u_stage_0_0_1/U15369/Z (SC7P5T_OAI21X2_CSC20L)         18.94     309.81 r
  u_stage_0_0_1/U4586/Z (SC7P5T_OAI21X1_CSC20L)          26.47     336.28 f
  u_stage_0_0_1/U4584/Z (SC7P5T_OA21X1_CSC20L)           29.91     366.19 f
  u_stage_0_0_1/U4585/Z (SC7P5T_INVX1_CSC20L)             9.18     375.36 r
  u_stage_0_0_1/sub_buf_i_reg_40__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     375.36 r
  data arrival time                                                375.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[62] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[62] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[62] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15417/Z (SC7P5T_INVX2_CSC20L)            6.07       6.07 f
  u_stage_0_0_1/U15428/Z (SC7P5T_AO22IA1A2X1_CSC20L)     34.40      40.47 f
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        23.88      64.35 r
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         25.19      89.53 f
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.96     124.49 r
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           32.55     157.04 r
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             7.67     164.71 f
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     164.71 f
  data arrival time                                                164.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[61] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[61] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[61] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2615/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.26 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     119.05 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     148.04 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     179.81 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     188.15 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     188.15 r
  data arrival time                                                188.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[60] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[60] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[60] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11031/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U11032/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        11.48      45.48 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87      67.35 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78      90.13 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     108.51 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.35 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     156.30 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     185.29 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     217.06 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     225.40 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     225.40 r
  data arrival time                                                225.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[59] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[59] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[59] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2634/Z (SC7P5T_AO22IA1A2X1_CSC20L)      26.19      26.19 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        19.21      45.41 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83      64.23 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      79.61 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     101.48 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     124.26 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     142.64 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     168.48 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     190.43 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     219.41 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     251.19 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     259.53 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     259.53 r
  data arrival time                                                259.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[58] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[58] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[58] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9548/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9549/Z (SC7P5T_NR2X2_MR_CSC20L)         17.26      32.97 r
  u_stage_0_0_1/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)         14.62      47.59 f
  u_stage_0_0_1/U15011/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92      66.51 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        17.68      84.19 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83     103.01 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     118.39 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     140.26 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     163.04 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     181.42 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     207.26 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     229.21 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     258.19 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     289.97 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     298.31 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     298.31 r
  data arrival time                                                298.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[57] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[57] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[57] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9563/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U2624/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2452/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.75 f
  u_stage_0_0_1/U2419/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.52      80.27 r
  u_stage_0_0_1/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)         18.16      98.42 f
  u_stage_0_0_1/U15011/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     117.34 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        17.68     135.02 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83     153.85 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     169.22 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     191.09 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     213.87 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     232.26 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     258.10 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     280.05 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     309.03 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     340.81 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     349.14 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     349.14 r
  data arrival time                                                349.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[56] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[56] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[56] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2597/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U14148/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U14817/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2452/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86      94.37 f
  u_stage_0_0_1/U2419/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.52     116.89 r
  u_stage_0_0_1/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)         18.16     135.04 f
  u_stage_0_0_1/U15011/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     153.96 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        17.68     171.64 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83     190.47 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     205.84 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     227.72 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     250.49 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     268.88 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     294.72 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     316.67 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     345.65 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     377.43 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     385.76 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     385.76 r
  data arrival time                                                385.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[55] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[55] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[55] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7726/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7727/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7743/Z (SC7P5T_INVX2_CSC20L)             9.38      39.88 r
  u_stage_0_0_1/U14123/Z (SC7P5T_ND2X1_MR_CSC20L)        13.90      53.78 f
  u_stage_0_0_1/U14147/Z (SC7P5T_OAI21X1_CSC20L)         16.50      70.28 r
  u_stage_0_0_1/U14148/Z (SC7P5T_ND2X1_MR_CSC20L)        23.08      93.36 f
  u_stage_0_0_1/U14817/Z (SC7P5T_OAI21X1_CSC20L)         19.45     112.81 r
  u_stage_0_0_1/U2452/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     131.67 f
  u_stage_0_0_1/U2419/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.52     154.19 r
  u_stage_0_0_1/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)         18.16     172.35 f
  u_stage_0_0_1/U15011/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     191.27 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        17.68     208.94 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83     227.77 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     243.14 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     265.02 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     287.79 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     306.18 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     332.02 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     353.97 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     382.95 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     414.73 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     423.07 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     423.07 r
  data arrival time                                                423.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[54] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[54] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[54] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14121/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14122/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14123/Z (SC7P5T_ND2X1_MR_CSC20L)        17.35      33.97 f
  u_stage_0_0_1/U14147/Z (SC7P5T_OAI21X1_CSC20L)         16.50      50.47 r
  u_stage_0_0_1/U14148/Z (SC7P5T_ND2X1_MR_CSC20L)        23.08      73.55 f
  u_stage_0_0_1/U14817/Z (SC7P5T_OAI21X1_CSC20L)         19.45      93.00 r
  u_stage_0_0_1/U2452/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     111.86 f
  u_stage_0_0_1/U2419/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.52     134.38 r
  u_stage_0_0_1/U2402/Z (SC7P5T_NR2X1_MR_CSC20L)         18.16     152.53 f
  u_stage_0_0_1/U15011/Z (SC7P5T_AOI21X1_MR_CSC20L)      18.92     171.45 r
  u_stage_0_0_1/U15012/Z (SC7P5T_ND2X1_MR_CSC20L)        17.68     189.13 f
  u_stage_0_0_1/U15013/Z (SC7P5T_OAI21X1_CSC20L)         18.83     207.96 r
  u_stage_0_0_1/U15014/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     223.33 f
  u_stage_0_0_1/U15076/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     245.21 r
  u_stage_0_0_1/U15090/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     267.98 f
  u_stage_0_0_1/U15416/Z (SC7P5T_OAI21X1_CSC20L)         18.39     286.37 r
  u_stage_0_0_1/U15429/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     312.21 f
  u_stage_0_0_1/U15674/Z (SC7P5T_OAI21X2_CSC20L)         21.95     334.16 r
  u_stage_0_0_1/U4633/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.98     363.14 f
  u_stage_0_0_1/U4631/Z (SC7P5T_OA21X1_CSC20L)           31.78     394.92 f
  u_stage_0_0_1/U4632/Z (SC7P5T_INVX1_CSC20L)             8.34     403.25 r
  u_stage_0_0_1/sub_buf_i_reg_57__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     403.25 r
  data arrival time                                                403.25
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[53] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[53] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[53] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15286/Z (SC7P5T_INVX2_CSC20L)            6.07       6.07 f
  u_stage_0_0_1/U15298/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.98      40.05 f
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        24.48      64.53 r
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         26.99      91.52 f
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         31.10     122.63 r
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          19.76     142.39 f
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     142.39 f
  data arrival time                                                142.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[52] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[52] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[52] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15280/Z (SC7P5T_INVX2_CSC20L)            3.71       3.71 f
  u_stage_0_0_1/U15282/Z (SC7P5T_OAI22X1_CSC20L)         19.39      23.10 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.97      42.07 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62      63.70 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44      87.14 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     109.98 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     137.34 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     160.51 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     160.51 r
  data arrival time                                                160.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[51] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[51] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[51] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11684/Z (SC7P5T_INVX2_CSC20L)            6.35       6.35 r
  u_stage_0_0_1/U11685/Z (SC7P5T_ND2IAX1_CSC20L)         19.89      26.24 f
  u_stage_0_0_1/U4426/Z (SC7P5T_ND2X2_CSC20L)            17.49      43.73 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        19.21      62.94 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32      81.26 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50      99.75 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     121.38 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     144.82 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     167.66 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     195.02 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     218.19 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     218.19 r
  data arrival time                                                218.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[50] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[50] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[50] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2590/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.37      30.37 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         19.08      49.45 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67      71.11 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07      92.18 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     110.50 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     128.99 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     150.62 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     174.06 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     196.90 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     224.26 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     247.43 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     247.43 r
  data arrival time                                                247.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[49] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[49] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[49] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U87/Z (SC7P5T_NR2X1_MR_CSC20L)           13.54      13.54 r
  u_stage_0_0_1/U9990/Z (SC7P5T_ND2IAX2_CSC20L)          24.80      38.34 r
  u_stage_0_0_1/U14672/Z (SC7P5T_ND2X1_MR_CSC20L)        18.69      57.03 f
  u_stage_0_0_1/U14924/Z (SC7P5T_OAI21X1_CSC20L)         17.90      74.93 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         18.51      93.44 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67     115.11 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07     136.17 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     154.49 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     172.99 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     194.61 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     218.05 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     240.90 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     268.25 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     291.43 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     291.43 r
  data arrival time                                                291.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[48] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[48] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[48] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9942/Z (SC7P5T_INVX2_CSC20L)             3.71       3.71 f
  u_stage_0_0_1/U9943/Z (SC7P5T_OAI22X1_CSC20L)          19.39      23.10 r
  u_stage_0_0_1/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)         20.99      44.09 f
  u_stage_0_0_1/U14671/Z (SC7P5T_NR2X2_MR_CSC20L)        16.67      60.76 r
  u_stage_0_0_1/U14672/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95      78.72 f
  u_stage_0_0_1/U14924/Z (SC7P5T_OAI21X1_CSC20L)         17.90      96.62 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         18.51     115.13 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67     136.80 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07     157.86 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     176.18 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     194.68 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     216.30 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     239.75 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     262.59 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     289.95 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     313.12 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     313.12 r
  data arrival time                                                313.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[47] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[47] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[47] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9971/Z (SC7P5T_INVX2_CSC20L)             5.40       5.40 r
  u_stage_0_0_1/U9972/Z (SC7P5T_ND2IAX1_CSC20L)          16.97      22.37 f
  u_stage_0_0_1/U13186/Z (SC7P5T_ND2X1_MR_CSC20L)        19.22      41.59 r
  u_stage_0_0_1/U14543/Z (SC7P5T_ND2X1_MR_CSC20L)        17.02      58.61 f
  u_stage_0_0_1/U14544/Z (SC7P5T_OAI21X1_CSC20L)         16.88      75.49 r
  u_stage_0_0_1/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33      95.82 f
  u_stage_0_0_1/U14671/Z (SC7P5T_NR2X2_MR_CSC20L)        16.67     112.49 r
  u_stage_0_0_1/U14672/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     130.45 f
  u_stage_0_0_1/U14924/Z (SC7P5T_OAI21X1_CSC20L)         17.90     148.35 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         18.51     166.86 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67     188.53 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07     209.59 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     227.91 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     246.40 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     268.03 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     291.47 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     314.32 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     341.67 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     364.84 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     364.84 r
  data arrival time                                                364.84
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[46] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[46] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[46] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2637/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.24      28.24 r
  u_stage_0_0_1/U14108/Z (SC7P5T_ND2X1_MR_CSC20L)        19.81      48.05 f
  u_stage_0_0_1/U14542/Z (SC7P5T_OAI21X1_L_CSC20L)       14.77      62.82 r
  u_stage_0_0_1/U14543/Z (SC7P5T_ND2X1_MR_CSC20L)        20.25      83.07 f
  u_stage_0_0_1/U14544/Z (SC7P5T_OAI21X1_CSC20L)         16.88      99.95 r
  u_stage_0_0_1/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     120.28 f
  u_stage_0_0_1/U14671/Z (SC7P5T_NR2X2_MR_CSC20L)        16.67     136.95 r
  u_stage_0_0_1/U14672/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     154.91 f
  u_stage_0_0_1/U14924/Z (SC7P5T_OAI21X1_CSC20L)         17.90     172.81 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         18.51     191.32 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67     212.99 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07     234.05 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     252.37 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     270.87 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     292.49 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     315.93 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     338.78 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     366.13 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     389.31 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     389.31 r
  data arrival time                                                389.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[45] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_122__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[45] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[45] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14106/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14107/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14108/Z (SC7P5T_ND2X1_MR_CSC20L)        16.41      33.02 f
  u_stage_0_0_1/U14542/Z (SC7P5T_OAI21X1_L_CSC20L)       14.77      47.79 r
  u_stage_0_0_1/U14543/Z (SC7P5T_ND2X1_MR_CSC20L)        20.25      68.04 f
  u_stage_0_0_1/U14544/Z (SC7P5T_OAI21X1_CSC20L)         16.88      84.92 r
  u_stage_0_0_1/U2482/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     105.25 f
  u_stage_0_0_1/U14671/Z (SC7P5T_NR2X2_MR_CSC20L)        16.67     121.92 r
  u_stage_0_0_1/U14672/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     139.88 f
  u_stage_0_0_1/U14924/Z (SC7P5T_OAI21X1_CSC20L)         17.90     157.78 r
  u_stage_0_0_1/U2403/Z (SC7P5T_NR2X1_MR_CSC20L)         18.51     176.29 f
  u_stage_0_0_1/U2389/Z (SC7P5T_NR2X1_MR_CSC20L)         21.67     197.96 r
  u_stage_0_0_1/U15284/Z (SC7P5T_ND2X1_MR_CSC20L)        21.07     219.02 f
  u_stage_0_0_1/U15285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     237.34 r
  u_stage_0_0_1/U2260/Z (SC7P5T_NR2X1_MR_CSC20L)         18.50     255.84 f
  u_stage_0_0_1/U2254/Z (SC7P5T_NR2X1_MR_CSC20L)         21.62     277.46 r
  u_stage_0_0_1/U15299/Z (SC7P5T_ND2X1_MR_CSC20L)        23.44     300.91 f
  u_stage_0_0_1/U22485/Z (SC7P5T_OAI21X2_CSC20L)         22.84     323.75 r
  u_stage_0_0_1/U22556/Z (SC7P5T_AOI21X2_CSC20L)         27.36     351.10 f
  u_stage_0_0_1/U1852/Z (SC7P5T_OAI21X1_CSC20L)          23.17     374.28 r
  u_stage_0_0_1/sub_buf_i_reg_122__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     374.28 r
  data arrival time                                                374.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[44] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[44] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[44] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12537/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12538/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         24.20      74.49 f
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          29.44     103.93 r
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           32.74     136.67 r
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             8.49     145.16 f
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     145.16 f
  data arrival time                                                145.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[43] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[43] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[43] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2638/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15373/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         24.20     107.75 f
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          29.44     137.18 r
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           32.74     169.92 r
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             8.49     178.42 f
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     178.42 f
  data arrival time                                                178.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[42] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[42] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[42] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U229/Z (SC7P5T_NR2X1_MR_CSC20L)          12.90      12.90 r
  u_stage_0_0_1/U11811/Z (SC7P5T_ND2IAX2_CSC20L)         24.50      37.40 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.06 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.08 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64      92.72 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.97 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.43 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     149.94 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     177.95 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     207.86 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     217.04 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     217.04 r
  data arrival time                                                217.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[41] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[41] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[41] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10343/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10354/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.62 f
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.75 r
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         24.20     178.94 f
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          29.44     208.38 r
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           32.74     241.12 r
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             8.49     249.61 f
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     249.61 f
  data arrival time                                                249.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[40] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[40] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[40] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10341/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10507/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10508/Z (SC7P5T_INVX2_CSC20L)           10.66      41.16 r
  u_stage_0_0_1/U14752/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.41 f
  u_stage_0_0_1/U15026/Z (SC7P5T_OAI21X1_CSC20L)         17.87      76.28 r
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38      96.66 f
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     113.83 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     131.91 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02     151.93 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     168.57 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.82 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     204.28 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     225.79 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     253.80 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     283.71 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     292.88 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     292.88 r
  data arrival time                                                292.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[39] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[39] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[39] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9609/Z (SC7P5T_OA22IA1A2X2_CSC20L)      24.87      24.87 f
  u_stage_0_0_1/U14748/Z (SC7P5T_INVX2_CSC20L)           12.43      37.30 r
  u_stage_0_0_1/U14750/Z (SC7P5T_NR2X2_MR_CSC20L)         9.66      46.96 f
  u_stage_0_0_1/U14751/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26      62.22 r
  u_stage_0_0_1/U14752/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69      79.92 f
  u_stage_0_0_1/U15026/Z (SC7P5T_OAI21X1_CSC20L)         17.87      97.79 r
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     118.16 f
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     135.33 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     153.41 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02     173.43 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     190.07 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     205.32 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     225.79 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     247.29 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     275.30 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     305.21 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     314.39 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     314.39 r
  data arrival time                                                314.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[38] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[38] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[38] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8588/Z (SC7P5T_INVX2_CSC20L)             6.19       6.19 f
  u_stage_0_0_1/U8589/Z (SC7P5T_OAI22X1_CSC20L)          25.03      31.21 r
  u_stage_0_0_1/U14140/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      55.90 f
  u_stage_0_0_1/U14749/Z (SC7P5T_OAI21X1_CSC20L)         21.37      77.27 r
  u_stage_0_0_1/U14750/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65      93.92 f
  u_stage_0_0_1/U14751/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     109.17 r
  u_stage_0_0_1/U14752/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     126.87 f
  u_stage_0_0_1/U15026/Z (SC7P5T_OAI21X1_CSC20L)         17.87     144.74 r
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     165.12 f
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     182.28 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     200.37 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02     220.39 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     237.02 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     252.28 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     272.74 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     294.24 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     322.26 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     352.17 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     361.34 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     361.34 r
  data arrival time                                                361.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[37] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[37] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[37] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8603/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U8664/Z (SC7P5T_NR2IAX2_CSC20L)          21.27      32.79 f
  u_stage_0_0_1/U8665/Z (SC7P5T_INVX2_CSC20L)             9.73      42.52 r
  u_stage_0_0_1/U14117/Z (SC7P5T_ND2X1_MR_CSC20L)        13.50      56.02 f
  u_stage_0_0_1/U5680/Z (SC7P5T_OAI21X1_L_CSC20L)        16.80      72.82 r
  u_stage_0_0_1/U14140/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      96.74 f
  u_stage_0_0_1/U14749/Z (SC7P5T_OAI21X1_CSC20L)         21.37     118.12 r
  u_stage_0_0_1/U14750/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     134.77 f
  u_stage_0_0_1/U14751/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     150.02 r
  u_stage_0_0_1/U14752/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     167.72 f
  u_stage_0_0_1/U15026/Z (SC7P5T_OAI21X1_CSC20L)         17.87     185.59 r
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     205.96 f
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     223.13 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     241.21 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02     261.23 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     277.87 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     293.12 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     313.59 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     335.09 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     363.10 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     393.01 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     402.19 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     402.19 r
  data arrival time                                                402.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[36] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[36] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[36] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14115/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14116/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14117/Z (SC7P5T_ND2X1_MR_CSC20L)        16.44      33.05 f
  u_stage_0_0_1/U5680/Z (SC7P5T_OAI21X1_L_CSC20L)        16.80      49.85 r
  u_stage_0_0_1/U14140/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      73.78 f
  u_stage_0_0_1/U14749/Z (SC7P5T_OAI21X1_CSC20L)         21.37      95.15 r
  u_stage_0_0_1/U14750/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     111.80 f
  u_stage_0_0_1/U14751/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     127.05 r
  u_stage_0_0_1/U14752/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     144.75 f
  u_stage_0_0_1/U15026/Z (SC7P5T_OAI21X1_CSC20L)         17.87     162.62 r
  u_stage_0_0_1/U2271/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     183.00 f
  u_stage_0_0_1/U15027/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     200.16 r
  u_stage_0_0_1/U15028/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     218.25 f
  u_stage_0_0_1/U15375/Z (SC7P5T_OAI21X1_CSC20L)         20.02     238.27 r
  u_stage_0_0_1/U15376/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     254.90 f
  u_stage_0_0_1/U15377/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     270.15 r
  u_stage_0_0_1/U15378/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     290.62 f
  u_stage_0_0_1/U15379/Z (SC7P5T_OAI21X2_CSC20L)         21.51     312.12 r
  u_stage_0_0_1/U4589/Z (SC7P5T_OAI21X1_CSC20L)          28.01     340.14 f
  u_stage_0_0_1/U4587/Z (SC7P5T_OA21X1_CSC20L)           29.91     370.04 f
  u_stage_0_0_1/U4588/Z (SC7P5T_INVX1_CSC20L)             9.18     379.22 r
  u_stage_0_0_1/sub_buf_i_reg_43__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     379.22 r
  data arrival time                                                379.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[35] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[35] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[35] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12325/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12326/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65      74.95 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     108.95 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     141.83 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     149.51 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     149.51 f
  data arrival time                                                149.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[34] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[34] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[34] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2659/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15119/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.20 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     142.20 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     175.08 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     182.77 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     182.77 f
  data arrival time                                                182.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[33] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[33] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[33] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U68/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11615/Z (SC7P5T_ND2IAX2_CSC20L)         24.49      37.39 r
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.06 f
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.08 r
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      92.71 f
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.96 r
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.43 f
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         21.55     149.97 r
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.22     178.19 f
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.75     210.94 f
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             8.39     219.34 r
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     219.34 r
  data arrival time                                                219.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[32] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[32] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[32] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10092/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10103/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.62 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.75 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     179.40 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     213.40 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     246.28 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     253.96 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     253.96 f
  data arrival time                                                253.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[31] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[31] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[31] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10090/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U10307/Z (SC7P5T_NR2X2_MR_CSC20L)        13.70      29.41 r
  u_stage_0_0_1/U10308/Z (SC7P5T_INVX2_CSC20L)           10.14      39.55 f
  u_stage_0_0_1/U14813/Z (SC7P5T_ND2X1_MR_CSC20L)        12.46      52.00 r
  u_stage_0_0_1/U15049/Z (SC7P5T_OAI21X1_CSC20L)         19.78      71.79 f
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86      98.64 r
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     113.35 f
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     126.72 r
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         23.38     150.11 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     171.58 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     182.62 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     196.23 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     220.89 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     254.88 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     287.76 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     295.45 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     295.45 f
  data arrival time                                                295.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[30] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[30] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[30] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2636/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U14809/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U14811/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U14812/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      69.95 f
  u_stage_0_0_1/U14813/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19      82.13 r
  u_stage_0_0_1/U15049/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.91 f
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     128.77 r
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     143.47 f
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     156.85 r
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         23.38     180.23 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     201.70 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     212.74 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     226.36 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     251.01 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     285.01 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     317.89 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     325.58 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     325.58 f
  data arrival time                                                325.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[29] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[29] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[29] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8482/Z (SC7P5T_INVX2_CSC20L)             6.38       6.38 r
  u_stage_0_0_1/U8484/Z (SC7P5T_OAI22X1_CSC20L)          24.70      31.08 f
  u_stage_0_0_1/U14192/Z (SC7P5T_ND2X1_MR_CSC20L)        19.68      50.76 r
  u_stage_0_0_1/U14810/Z (SC7P5T_OAI21X1_CSC20L)         24.51      75.27 f
  u_stage_0_0_1/U14811/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52      96.79 r
  u_stage_0_0_1/U14812/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     107.84 f
  u_stage_0_0_1/U14813/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     120.03 r
  u_stage_0_0_1/U15049/Z (SC7P5T_OAI21X1_CSC20L)         19.78     139.81 f
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     166.67 r
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     181.37 f
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     194.75 r
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         23.38     218.13 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     239.60 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     250.64 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     264.26 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     288.91 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     322.91 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     355.79 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     363.47 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     363.47 f
  data arrival time                                                363.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[28] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[28] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[28] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8440/Z (SC7P5T_ND2X1_MR_CSC20L)          7.59       7.59 r
  u_stage_0_0_1/U8441/Z (SC7P5T_NR2IAX2_CSC20L)          21.62      29.22 r
  u_stage_0_0_1/U8442/Z (SC7P5T_INVX2_CSC20L)             8.69      37.91 f
  u_stage_0_0_1/U14120/Z (SC7P5T_ND2X1_MR_CSC20L)         9.81      47.72 r
  u_stage_0_0_1/U5679/Z (SC7P5T_OAI21X1_L_CSC20L)        24.43      72.15 f
  u_stage_0_0_1/U14192/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      92.98 r
  u_stage_0_0_1/U14810/Z (SC7P5T_OAI21X1_CSC20L)         24.51     117.49 f
  u_stage_0_0_1/U14811/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     139.01 r
  u_stage_0_0_1/U14812/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     150.06 f
  u_stage_0_0_1/U14813/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     162.25 r
  u_stage_0_0_1/U15049/Z (SC7P5T_OAI21X1_CSC20L)         19.78     182.03 f
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     208.88 r
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     223.59 f
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     236.96 r
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         23.38     260.35 f
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     281.82 r
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     292.86 f
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     306.48 r
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         24.65     331.13 f
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.00     365.13 r
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.88     398.01 r
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             7.69     405.69 f
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     405.69 f
  data arrival time                                                405.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[27] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[27] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[27] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14118/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14119/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14120/Z (SC7P5T_ND2X1_MR_CSC20L)        16.42      33.03 f
  u_stage_0_0_1/U5679/Z (SC7P5T_OAI21X1_L_CSC20L)        16.79      49.82 r
  u_stage_0_0_1/U14192/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      73.75 f
  u_stage_0_0_1/U14810/Z (SC7P5T_OAI21X1_CSC20L)         21.37      95.12 r
  u_stage_0_0_1/U14811/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     111.77 f
  u_stage_0_0_1/U14812/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     127.02 r
  u_stage_0_0_1/U14813/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     145.09 f
  u_stage_0_0_1/U15049/Z (SC7P5T_OAI21X1_CSC20L)         17.92     163.01 r
  u_stage_0_0_1/U2392/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     183.38 f
  u_stage_0_0_1/U15050/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     200.55 r
  u_stage_0_0_1/U15051/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     218.63 f
  u_stage_0_0_1/U15121/Z (SC7P5T_OAI21X1_CSC20L)         20.02     238.65 r
  u_stage_0_0_1/U15122/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     255.29 f
  u_stage_0_0_1/U15460/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     270.54 r
  u_stage_0_0_1/U15461/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     291.00 f
  u_stage_0_0_1/U15667/Z (SC7P5T_OAI21X2_CSC20L)         21.55     312.55 r
  u_stage_0_0_1/U4636/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.22     340.77 f
  u_stage_0_0_1/U4634/Z (SC7P5T_OA21X1_CSC20L)           32.75     373.52 f
  u_stage_0_0_1/U4635/Z (SC7P5T_INVX1_CSC20L)             8.39     381.91 r
  u_stage_0_0_1/sub_buf_i_reg_60__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     381.91 r
  data arrival time                                                381.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[26] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[26] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[26] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12959/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12960/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32      76.61 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     107.52 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     126.89 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     126.89 f
  data arrival time                                                126.89
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[25] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[25] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[25] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2610/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15225/Z (SC7P5T_INVX2_CSC20L)           14.72      44.16 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.87 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.91 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61      83.52 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     109.84 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     140.74 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     160.12 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     160.12 f
  data arrival time                                                160.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[24] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_125__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[24] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[24] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U227/Z (SC7P5T_NR2X1_MR_CSC20L)          13.38      13.38 r
  u_stage_0_0_1/U13238/Z (SC7P5T_ND2IAX2_CSC20L)         24.72      38.10 r
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.83 r
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      93.47 f
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     108.72 r
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     129.18 f
  u_stage_0_0_1/U15231/Z (SC7P5T_OAI21X2_CSC20L)         22.58     151.76 r
  u_stage_0_0_1/U22204/Z (SC7P5T_OAI21X2_CSC20L)         25.74     177.51 f
  u_stage_0_0_1/U5943/Z (SC7P5T_OAI21X1_CSC20L)          23.16     200.67 r
  u_stage_0_0_1/sub_buf_i_reg_125__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     200.67 r
  data arrival time                                                200.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[23] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[23] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[23] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12996/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U12997/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     108.62 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     154.74 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     181.06 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     211.97 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     231.34 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     231.34 f
  data arrival time                                                231.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[22] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[22] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[22] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10254/Z (SC7P5T_AN2X2_A_CSC20L)         15.35      15.35 f
  u_stage_0_0_1/U10255/Z (SC7P5T_NR2X2_MR_CSC20L)        13.71      29.06 r
  u_stage_0_0_1/U10300/Z (SC7P5T_INVX2_CSC20L)           10.13      39.19 f
  u_stage_0_0_1/U13282/Z (SC7P5T_ND2X1_MR_CSC20L)        12.14      51.33 r
  u_stage_0_0_1/U13283/Z (SC7P5T_OAI21X1_L_CSC20L)       26.86      78.19 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         30.43     108.63 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     123.33 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     136.71 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     160.09 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     181.56 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     192.60 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     206.21 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     232.53 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     263.44 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     282.81 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     282.81 f
  data arrival time                                                282.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[21] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[21] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[21] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2632/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U13273/Z (SC7P5T_INVX2_CSC20L)           14.72      44.16 f
  u_stage_0_0_1/U13280/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.87 r
  u_stage_0_0_1/U13281/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      69.92 f
  u_stage_0_0_1/U13282/Z (SC7P5T_ND2X1_MR_CSC20L)        11.86      81.78 r
  u_stage_0_0_1/U13283/Z (SC7P5T_OAI21X1_L_CSC20L)       26.86     108.65 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         30.43     139.08 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     153.78 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     167.16 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     190.55 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     212.02 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     223.06 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     236.67 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     262.98 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     293.89 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     313.26 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     313.26 f
  data arrival time                                                313.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[20] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[20] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[20] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10281/Z (SC7P5T_INVX2_CSC20L)            7.33       7.33 r
  u_stage_0_0_1/U10282/Z (SC7P5T_OAI22X1_CSC20L)         25.34      32.67 f
  u_stage_0_0_1/U13278/Z (SC7P5T_ND2X1_MR_CSC20L)        19.68      52.35 r
  u_stage_0_0_1/U13279/Z (SC7P5T_OAI21X1_CSC20L)         24.51      76.86 f
  u_stage_0_0_1/U13280/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52      98.38 r
  u_stage_0_0_1/U13281/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     109.43 f
  u_stage_0_0_1/U13282/Z (SC7P5T_ND2X1_MR_CSC20L)        11.86     121.29 r
  u_stage_0_0_1/U13283/Z (SC7P5T_OAI21X1_L_CSC20L)       26.86     148.16 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         30.43     178.59 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     193.29 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     206.67 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     230.06 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     251.53 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     262.57 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     276.18 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     302.49 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     333.40 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     352.77 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     352.77 f
  data arrival time                                                352.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[19] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[19] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[19] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10296/Z (SC7P5T_ND2X1_MR_CSC20L)         7.59       7.59 r
  u_stage_0_0_1/U13155/Z (SC7P5T_NR2IAX2_CSC20L)         21.62      29.22 r
  u_stage_0_0_1/U13156/Z (SC7P5T_INVX2_CSC20L)            8.69      37.90 f
  u_stage_0_0_1/U13277/Z (SC7P5T_ND2X1_MR_CSC20L)         9.81      47.71 r
  u_stage_0_0_1/U5678/Z (SC7P5T_OAI21X1_L_CSC20L)        24.43      72.14 f
  u_stage_0_0_1/U13278/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      92.97 r
  u_stage_0_0_1/U13279/Z (SC7P5T_OAI21X1_CSC20L)         24.51     117.48 f
  u_stage_0_0_1/U13280/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     139.00 r
  u_stage_0_0_1/U13281/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     150.05 f
  u_stage_0_0_1/U13282/Z (SC7P5T_ND2X1_MR_CSC20L)        11.86     161.91 r
  u_stage_0_0_1/U13283/Z (SC7P5T_OAI21X1_L_CSC20L)       26.86     188.78 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         30.43     219.21 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     233.91 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     247.29 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     270.68 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     292.15 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     303.19 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     316.80 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     343.11 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     374.02 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     393.39 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     393.39 f
  data arrival time                                                393.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[18] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_221__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[18] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[18] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13275/Z (SC7P5T_INVX2_CSC20L)            4.48       4.48 r
  u_stage_0_0_1/U13276/Z (SC7P5T_NR2X1_MR_CSC20L)         7.94      12.42 f
  u_stage_0_0_1/U13277/Z (SC7P5T_ND2X1_MR_CSC20L)        10.91      23.33 r
  u_stage_0_0_1/U5678/Z (SC7P5T_OAI21X1_L_CSC20L)        24.43      47.76 f
  u_stage_0_0_1/U13278/Z (SC7P5T_ND2X1_MR_CSC20L)        20.83      68.59 r
  u_stage_0_0_1/U13279/Z (SC7P5T_OAI21X1_CSC20L)         24.51      93.10 f
  u_stage_0_0_1/U13280/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52     114.62 r
  u_stage_0_0_1/U13281/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     125.67 f
  u_stage_0_0_1/U13282/Z (SC7P5T_ND2X1_MR_CSC20L)        11.86     137.53 r
  u_stage_0_0_1/U13283/Z (SC7P5T_OAI21X1_L_CSC20L)       26.86     164.40 f
  u_stage_0_0_1/U2357/Z (SC7P5T_NR2X1_MR_CSC20L)         30.43     194.83 r
  u_stage_0_0_1/U13284/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     209.53 f
  u_stage_0_0_1/U13285/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     222.91 r
  u_stage_0_0_1/U15227/Z (SC7P5T_OAI21X1_CSC20L)         23.39     246.30 f
  u_stage_0_0_1/U15228/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     267.77 r
  u_stage_0_0_1/U15229/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     278.81 f
  u_stage_0_0_1/U15230/Z (SC7P5T_ND2X1_MR_CSC20L)        13.61     292.42 r
  u_stage_0_0_1/U22488/Z (SC7P5T_OAI21X2_CSC20L)         26.32     318.73 f
  u_stage_0_0_1/U22570/Z (SC7P5T_AOI21X2_CSC20L)         30.91     349.64 r
  u_stage_0_0_1/U832/Z (SC7P5T_OAI21X1_CSC20L)           19.37     369.01 f
  u_stage_0_0_1/sub_buf_i_reg_221__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     369.01 f
  data arrival time                                                369.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[17] (input port)
  Endpoint: u_stage_0_0_1/sreg_i2_reg_14__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[17] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[17] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12759/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12760/Z (SC7P5T_OAI22X1_CSC20L)         23.45      27.95 f
  u_stage_0_0_1/U2561/Z (SC7P5T_INVX1_CSC20L)            17.79      45.74 r
  u_stage_0_0_1/U4409/Z (SC7P5T_AOI21X1_MR_CSC20L)       18.57      64.31 f
  u_stage_0_0_1/U4407/Z (SC7P5T_OA21X2_CSC20L)           21.96      86.27 f
  u_stage_0_0_1/U4408/Z (SC7P5T_INVX2_CSC20L)             6.21      92.49 r
  u_stage_0_0_1/U12762/Z (SC7P5T_ND3X1_CSC20L)           13.32     105.81 f
  u_stage_0_0_1/U12763/Z (SC7P5T_NR3X1_L_CSC20L)         19.95     125.76 r
  u_stage_0_0_1/U12764/Z (SC7P5T_ND3X1_CSC20L)           19.75     145.51 f
  u_stage_0_0_1/sreg_i2_reg_14__9_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     145.51 f
  data arrival time                                                145.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[16] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[16] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[16] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U5565/Z (SC7P5T_NR2X1_MR_CSC20L)         13.54      13.54 r
  u_stage_0_0_1/U12177/Z (SC7P5T_ND2IAX2_CSC20L)         24.65      38.19 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        18.65      56.84 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52      75.36 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     100.81 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     122.68 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     150.70 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     180.61 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     189.79 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     189.79 r
  data arrival time                                                189.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[15] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[15] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[15] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11438/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U11439/Z (SC7P5T_ND2IAX1_CSC20L)         16.97      22.37 f
  u_stage_0_0_1/U11441/Z (SC7P5T_ND2X1_MR_CSC20L)        21.42      43.79 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        20.87      64.66 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35      83.01 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     106.14 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     124.65 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     150.10 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     171.98 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     200.00 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     229.90 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     239.08 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     239.08 r
  data arrival time                                                239.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[14] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[14] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[14] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10651/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U10652/Z (SC7P5T_ND2IAX1_CSC20L)         16.97      22.37 f
  u_stage_0_0_1/U10654/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14      41.52 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        17.11      58.62 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88      75.51 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04      98.55 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     116.90 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     140.02 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     158.54 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     183.99 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     205.86 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     233.88 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     263.79 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     272.97 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     272.97 r
  data arrival time                                                272.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[13] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[13] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[13] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2622/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14743/Z (SC7P5T_ND2X1_MR_CSC20L)        23.32      52.24 f
  u_stage_0_0_1/U2393/Z (SC7P5T_OAI21X1_L_CSC20L)        15.68      67.92 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14      87.05 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88     103.94 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     126.98 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     145.33 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     168.45 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     186.97 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     212.42 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     234.29 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     262.31 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     292.22 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     301.40 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     301.40 r
  data arrival time                                                301.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[12] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[12] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_i[12] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8908/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U2621/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U1439/Z (SC7P5T_AOI21X1_MR_CSC20L)       23.05      80.79 r
  u_stage_0_0_1/U14743/Z (SC7P5T_ND2X1_MR_CSC20L)        22.38     103.17 f
  u_stage_0_0_1/U2393/Z (SC7P5T_OAI21X1_L_CSC20L)        15.68     118.85 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14     137.99 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88     154.87 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     177.91 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     196.26 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     219.39 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     237.90 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     263.35 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     285.23 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     313.25 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     343.16 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     352.33 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     352.33 r
  data arrival time                                                352.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[11] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[11] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[11] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2617/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U14170/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U14742/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86      94.37 f
  u_stage_0_0_1/U1439/Z (SC7P5T_AOI21X1_MR_CSC20L)       23.05     117.42 r
  u_stage_0_0_1/U14743/Z (SC7P5T_ND2X1_MR_CSC20L)        22.38     139.80 f
  u_stage_0_0_1/U2393/Z (SC7P5T_OAI21X1_L_CSC20L)        15.68     155.47 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14     174.61 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88     191.50 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     214.54 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     232.89 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     256.01 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     274.53 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     299.98 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     321.85 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     349.87 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     379.78 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     388.96 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     388.96 r
  data arrival time                                                388.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[10] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[10] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_i[10] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7376/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U8132/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U8133/Z (SC7P5T_INVX2_CSC20L)             9.38      39.88 r
  u_stage_0_0_1/U14129/Z (SC7P5T_ND2X1_MR_CSC20L)        13.90      53.78 f
  u_stage_0_0_1/U14169/Z (SC7P5T_OAI21X1_CSC20L)         16.49      70.27 r
  u_stage_0_0_1/U14170/Z (SC7P5T_ND2X1_MR_CSC20L)        23.08      93.36 f
  u_stage_0_0_1/U14742/Z (SC7P5T_OAI21X1_CSC20L)         19.45     112.81 r
  u_stage_0_0_1/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     131.67 f
  u_stage_0_0_1/U1439/Z (SC7P5T_AOI21X1_MR_CSC20L)       23.05     154.72 r
  u_stage_0_0_1/U14743/Z (SC7P5T_ND2X1_MR_CSC20L)        22.38     177.09 f
  u_stage_0_0_1/U2393/Z (SC7P5T_OAI21X1_L_CSC20L)        15.68     192.77 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14     211.91 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88     228.79 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     251.83 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     270.19 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     293.31 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     311.83 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     337.27 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     359.15 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     387.17 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     417.08 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     426.25 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     426.25 r
  data arrival time                                                426.25
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[9] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[9] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_i[9] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14127/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14128/Z (SC7P5T_NR2X1_MR_CSC20L)        12.93      16.61 r
  u_stage_0_0_1/U14129/Z (SC7P5T_ND2X1_MR_CSC20L)        17.30      33.91 f
  u_stage_0_0_1/U14169/Z (SC7P5T_OAI21X1_CSC20L)         16.49      50.40 r
  u_stage_0_0_1/U14170/Z (SC7P5T_ND2X1_MR_CSC20L)        23.08      73.49 f
  u_stage_0_0_1/U14742/Z (SC7P5T_OAI21X1_CSC20L)         19.45      92.94 r
  u_stage_0_0_1/U2458/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     111.80 f
  u_stage_0_0_1/U1439/Z (SC7P5T_AOI21X1_MR_CSC20L)       23.05     134.85 r
  u_stage_0_0_1/U14743/Z (SC7P5T_ND2X1_MR_CSC20L)        22.38     157.22 f
  u_stage_0_0_1/U2393/Z (SC7P5T_OAI21X1_L_CSC20L)        15.68     172.90 r
  u_stage_0_0_1/U15033/Z (SC7P5T_ND2X1_MR_CSC20L)        19.14     192.04 f
  u_stage_0_0_1/U5677/Z (SC7P5T_OAI21X1_CSC20L)          16.88     208.93 r
  u_stage_0_0_1/U15034/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     231.97 f
  u_stage_0_0_1/U15355/Z (SC7P5T_OAI21X1_CSC20L)         18.35     250.32 r
  u_stage_0_0_1/U15356/Z (SC7P5T_ND2X1_MR_CSC20L)        23.12     273.44 f
  u_stage_0_0_1/U15357/Z (SC7P5T_OAI21X1_CSC20L)         18.52     291.96 r
  u_stage_0_0_1/U15358/Z (SC7P5T_ND2X1_MR_CSC20L)        25.45     317.40 f
  u_stage_0_0_1/U15359/Z (SC7P5T_OAI21X2_CSC20L)         21.88     339.28 r
  u_stage_0_0_1/U4592/Z (SC7P5T_OAI21X1_CSC20L)          28.02     367.30 f
  u_stage_0_0_1/U4590/Z (SC7P5T_OA21X1_CSC20L)           29.91     397.21 f
  u_stage_0_0_1/U4591/Z (SC7P5T_INVX1_CSC20L)             9.18     406.39 r
  u_stage_0_0_1/sub_buf_i_reg_46__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.39 r
  data arrival time                                                406.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[8] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[8] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[8] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6386/Z (SC7P5T_INVX2_CSC20L)            12.57      12.57 r
  u_stage_0_0_1/U4694/Z (SC7P5T_OAI22X2_CSC20L)          22.39      34.97 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              15.97      50.94 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73      93.67 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     109.13 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     127.57 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     188.12 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     235.13 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     243.63 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     243.63 f
  data arrival time                                                243.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[7] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[7] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[7] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11469/Z (SC7P5T_AO22IA1A2X2_CSC20L)     24.70      24.70 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.50      40.20 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39      50.59 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75      61.34 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     104.07 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     119.53 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     137.98 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     198.52 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     245.54 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     254.03 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     254.03 f
  data arrival time                                                254.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[6] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[6] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[6] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11085/Z (SC7P5T_ND2X1_MR_CSC20L)         7.59       7.59 r
  u_stage_0_0_1/U11087/Z (SC7P5T_NR2IAX2_CSC20L)         21.22      28.81 r
  u_stage_0_0_1/U11089/Z (SC7P5T_INVX2_CSC20L)            9.63      38.44 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.54      47.98 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87      60.86 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59      76.44 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39      86.84 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75      97.59 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     140.32 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     155.77 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     174.22 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     234.77 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     281.78 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     290.28 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     290.28 f
  data arrival time                                                290.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[5] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[5] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[5] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9850/Z (SC7P5T_AO22IA1A2X2_CSC20L)      28.97      28.97 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.11      51.08 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51      63.59 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68      73.27 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87      86.14 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     101.73 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     112.12 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     122.87 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     165.60 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     181.06 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     199.51 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     260.05 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     307.07 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     315.56 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     315.56 f
  data arrival time                                                315.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[4] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[4] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_i[4] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9178/Z (SC7P5T_NR2X2_MR_CSC20L)          4.43       4.43 f
  u_stage_0_0_1/U9180/Z (SC7P5T_ND2IAX2_CSC20L)          23.27      27.70 f
  u_stage_0_0_1/U91/Z (SC7P5T_ND2X2_CSC20L)              12.47      40.17 r
  u_stage_0_0_1/U13136/Z (SC7P5T_OAI21X2_CSC20L)         18.14      58.31 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.39      80.70 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51      93.21 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68     102.89 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87     115.76 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     131.35 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     141.74 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     152.49 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     195.22 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     210.68 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     229.13 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     289.67 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     336.69 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     345.18 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     345.18 f
  data arrival time                                                345.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[3] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[3] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[3] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6390/Z (SC7P5T_INVX2_CSC20L)            12.57      12.57 r
  u_stage_0_0_1/U8002/Z (SC7P5T_OAI22X2_CSC20L)          22.63      35.20 f
  u_stage_0_0_1/U13135/Z (SC7P5T_NR2X2_MR_CSC20L)        14.40      49.60 r
  u_stage_0_0_1/U2404/Z (SC7P5T_NR2X1_MR_CSC20L)         13.04      62.64 f
  u_stage_0_0_1/U91/Z (SC7P5T_ND2X2_CSC20L)              10.28      72.92 r
  u_stage_0_0_1/U13136/Z (SC7P5T_OAI21X2_CSC20L)         18.14      91.07 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.39     113.46 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51     125.97 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68     135.65 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87     148.52 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     164.11 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     174.50 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     185.25 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     227.98 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     243.44 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     261.88 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     322.43 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     369.45 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     377.94 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     377.94 f
  data arrival time                                                377.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[2] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[2] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[2] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6897/Z (SC7P5T_AO22IA1A2X2_CSC20L)      26.23      26.23 f
  u_stage_0_0_1/U226/Z (SC7P5T_ND2X2_CSC20L)             13.44      39.67 r
  u_stage_0_0_1/U13134/Z (SC7P5T_OAI21X2_CSC20L)         13.84      53.51 f
  u_stage_0_0_1/U13135/Z (SC7P5T_NR2X2_MR_CSC20L)        13.74      67.25 r
  u_stage_0_0_1/U2404/Z (SC7P5T_NR2X1_MR_CSC20L)         13.04      80.29 f
  u_stage_0_0_1/U91/Z (SC7P5T_ND2X2_CSC20L)              10.28      90.58 r
  u_stage_0_0_1/U13136/Z (SC7P5T_OAI21X2_CSC20L)         18.14     108.72 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.39     131.11 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51     143.62 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68     153.30 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87     166.17 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     181.76 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     192.15 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     202.90 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     245.63 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     261.09 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     279.53 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     340.08 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     387.10 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     395.59 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     395.59 f
  data arrival time                                                395.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[1] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[1] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[1] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6882/Z (SC7P5T_AN2X2_A_CSC20L)          15.35      15.35 f
  u_stage_0_0_1/U7705/Z (SC7P5T_NR2X2_MR_CSC20L)         13.61      28.96 r
  u_stage_0_0_1/U7706/Z (SC7P5T_INVX2_CSC20L)             9.78      38.75 f
  u_stage_0_0_1/U2506/Z (SC7P5T_ND2X2_CSC20L)             9.59      48.34 r
  u_stage_0_0_1/U10581/Z (SC7P5T_OAI21X2_CSC20L)         12.62      60.96 f
  u_stage_0_0_1/U226/Z (SC7P5T_ND2X2_CSC20L)             11.66      72.62 r
  u_stage_0_0_1/U13134/Z (SC7P5T_OAI21X2_CSC20L)         13.84      86.46 f
  u_stage_0_0_1/U13135/Z (SC7P5T_NR2X2_MR_CSC20L)        13.74     100.20 r
  u_stage_0_0_1/U2404/Z (SC7P5T_NR2X1_MR_CSC20L)         13.04     113.24 f
  u_stage_0_0_1/U91/Z (SC7P5T_ND2X2_CSC20L)              10.28     123.52 r
  u_stage_0_0_1/U13136/Z (SC7P5T_OAI21X2_CSC20L)         18.14     141.66 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.39     164.05 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51     176.57 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68     186.25 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87     199.12 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     214.71 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     225.10 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     235.85 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     278.58 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     294.04 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     312.48 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     373.03 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     420.04 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     428.54 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     428.54 f
  data arrival time                                                428.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[0] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_i_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[0] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_i[0] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U3975/Z (SC7P5T_INVX20_CSC20L)            6.08       6.08 r
  u_stage_0_0_1/U10580/Z (SC7P5T_NR2X2_MR_CSC20L)         7.57      13.65 f
  u_stage_0_0_1/U2506/Z (SC7P5T_ND2X2_CSC20L)             9.14      22.79 r
  u_stage_0_0_1/U10581/Z (SC7P5T_OAI21X2_CSC20L)         12.62      35.41 f
  u_stage_0_0_1/U226/Z (SC7P5T_ND2X2_CSC20L)             11.66      47.07 r
  u_stage_0_0_1/U13134/Z (SC7P5T_OAI21X2_CSC20L)         13.84      60.91 f
  u_stage_0_0_1/U13135/Z (SC7P5T_NR2X2_MR_CSC20L)        13.74      74.65 r
  u_stage_0_0_1/U2404/Z (SC7P5T_NR2X1_MR_CSC20L)         13.04      87.69 f
  u_stage_0_0_1/U91/Z (SC7P5T_ND2X2_CSC20L)              10.28      97.97 r
  u_stage_0_0_1/U13136/Z (SC7P5T_OAI21X2_CSC20L)         18.14     116.11 f
  u_stage_0_0_1/U13137/Z (SC7P5T_NR2X2_MR_CSC20L)        22.39     138.50 r
  u_stage_0_0_1/U13138/Z (SC7P5T_NR2X2_MR_CSC20L)        12.51     151.02 f
  u_stage_0_0_1/U61/Z (SC7P5T_ND2X2_CSC20L)               9.68     160.70 r
  u_stage_0_0_1/U13139/Z (SC7P5T_OAI21X2_CSC20L)         12.87     173.57 f
  u_stage_0_0_1/U13140/Z (SC7P5T_NR2X2_MR_CSC20L)        15.59     189.16 r
  u_stage_0_0_1/U13142/Z (SC7P5T_NR2X2_MR_CSC20L)        10.39     199.55 f
  u_stage_0_0_1/U53/Z (SC7P5T_ND2X2_CSC20L)              10.75     210.30 r
  u_stage_0_0_1/U1341/Z (SC7P5T_OA21X4_P_CSC20L)         42.73     253.03 r
  u_stage_0_0_1/U885/Z (SC7P5T_INVX4_CSC20L)             15.46     268.49 f
  u_stage_0_0_1/U15351/Z (SC7P5T_AN2X2_A_CSC20L)         18.44     286.93 f
  u_stage_0_0_1/U15352/Z (SC7P5T_INVX2_CSC20L)           60.55     347.48 r
  u_stage_0_0_1/U4648/Z (SC7P5T_OA21X1_CSC20L)           47.02     394.50 r
  u_stage_0_0_1/U4649/Z (SC7P5T_INVX1_CSC20L)             8.49     402.99 f
  u_stage_0_0_1/sub_buf_i_reg_32__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     402.99 f
  data arrival time                                                402.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[143] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[143] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[143] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15545/Z (SC7P5T_INVX2_CSC20L)            3.67       3.67 f
  u_stage_0_0_1/U15546/Z (SC7P5T_NR2X1_MR_CSC20L)        20.27      23.94 r
  u_stage_0_0_1/U15548/Z (SC7P5T_NR2X2_MR_CSC20L)        16.44      40.38 f
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     35.43      75.81 f
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         26.94     102.75 r
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            12.32     115.07 f
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          19.91     134.98 f
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     134.98 f
  data arrival time                                                134.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[142] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[142] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[142] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15220/Z (SC7P5T_OA22IA1A2X2_CSC20L)     25.38      25.38 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.83      45.22 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02      68.24 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38      99.62 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     125.10 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     139.30 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     163.74 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     163.74 r
  data arrival time                                                163.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[141] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[141] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[141] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14931/Z (SC7P5T_INVX2_CSC20L)            5.35       5.35 r
  u_stage_0_0_1/U14950/Z (SC7P5T_OA22IA1A2X1_CSC20L)     29.97      35.32 r
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        19.86      55.18 f
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69      69.87 r
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         11.97      81.83 f
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     108.62 f
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     34.07     142.69 f
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         26.94     169.63 r
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            12.32     181.95 f
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          19.91     201.86 f
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     201.86 f
  data arrival time                                                201.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[140] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[140] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[140] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14877/Z (SC7P5T_INVX2_CSC20L)            5.27       5.27 r
  u_stage_0_0_1/U14896/Z (SC7P5T_AO22IA1A2X1_CSC20L)     26.62      31.89 r
  u_stage_0_0_1/U2674/Z (SC7P5T_INVX1_CSC20L)            15.11      47.00 f
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        12.44      59.45 r
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69      75.13 f
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88      89.01 r
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05     105.06 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     124.63 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     147.66 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     179.04 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     204.52 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     218.72 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     243.16 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     243.16 r
  data arrival time                                                243.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[139] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[139] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[139] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14596/Z (SC7P5T_INVX2_CSC20L)            3.71       3.71 f
  u_stage_0_0_1/U14597/Z (SC7P5T_NR2X1_MR_CSC20L)        14.99      18.70 r
  u_stage_0_0_1/U14897/Z (SC7P5T_OAI21X1_CSC20L)         19.59      38.29 f
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        14.59      52.88 r
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69      68.57 f
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88      82.45 r
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05      98.50 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     118.07 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     141.10 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     172.47 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     197.95 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     212.16 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     236.60 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     236.60 r
  data arrival time                                                236.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[138] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[138] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[138] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14621/Z (SC7P5T_AOI22X1_CSC20L)         25.64      25.64 r
  u_stage_0_0_1/U14624/Z (SC7P5T_ND2X1_MR_CSC20L)        21.45      47.09 f
  u_stage_0_0_1/U14625/Z (SC7P5T_ND2X1_MR_CSC20L)        19.83      66.91 r
  u_stage_0_0_1/U14897/Z (SC7P5T_OAI21X1_CSC20L)         20.57      87.48 f
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        14.59     102.07 r
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69     117.76 f
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88     131.64 r
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05     147.68 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     167.26 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     190.28 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     221.66 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     247.14 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     261.35 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     285.79 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     285.79 r
  data arrival time                                                285.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[137] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[137] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[137] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14329/Z (SC7P5T_AOI22X1_CSC20L)         25.45      25.45 r
  u_stage_0_0_1/U14370/Z (SC7P5T_ND2X1_MR_CSC20L)        24.39      49.84 f
  u_stage_0_0_1/U14623/Z (SC7P5T_ND2X1_MR_CSC20L)        16.51      66.35 r
  u_stage_0_0_1/U14624/Z (SC7P5T_ND2X1_MR_CSC20L)        16.12      82.47 f
  u_stage_0_0_1/U14625/Z (SC7P5T_ND2X1_MR_CSC20L)        19.83     102.30 r
  u_stage_0_0_1/U14897/Z (SC7P5T_OAI21X1_CSC20L)         20.57     122.87 f
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        14.59     137.46 r
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69     153.14 f
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88     167.03 r
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05     183.07 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     202.65 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     225.67 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     257.05 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     282.53 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     296.73 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     321.17 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     321.17 r
  data arrival time                                                321.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[136] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[136] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[136] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U14349/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60       9.60 r
  u_stage_0_0_1/U14369/Z (SC7P5T_OAI22X1_CSC20L)         23.24      32.84 f
  u_stage_0_0_1/U14370/Z (SC7P5T_ND2X1_MR_CSC20L)        19.17      52.01 r
  u_stage_0_0_1/U14623/Z (SC7P5T_ND2X1_MR_CSC20L)        17.00      69.00 f
  u_stage_0_0_1/U14624/Z (SC7P5T_ND2X1_MR_CSC20L)        13.85      82.85 r
  u_stage_0_0_1/U14625/Z (SC7P5T_ND2X1_MR_CSC20L)        23.71     106.56 f
  u_stage_0_0_1/U14897/Z (SC7P5T_OAI21X1_CSC20L)         25.10     131.66 r
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     150.05 f
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        14.16     164.21 r
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        15.76     179.97 f
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        14.69     194.66 r
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         11.97     206.63 f
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         26.79     233.41 f
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     34.07     267.48 f
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         26.94     294.42 r
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            12.32     306.75 f
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          19.91     326.65 f
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     326.65 f
  data arrival time                                                326.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[135] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_144__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[135] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[135] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14368/Z (SC7P5T_ND2X1_MR_CSC20L)        22.83      22.83 f
  u_stage_0_0_1/U14369/Z (SC7P5T_OAI22X1_CSC20L)         32.90      55.73 r
  u_stage_0_0_1/U14370/Z (SC7P5T_ND2X1_MR_CSC20L)        23.75      79.48 f
  u_stage_0_0_1/U14623/Z (SC7P5T_ND2X1_MR_CSC20L)        16.51      96.00 r
  u_stage_0_0_1/U14624/Z (SC7P5T_ND2X1_MR_CSC20L)        16.12     112.12 f
  u_stage_0_0_1/U14625/Z (SC7P5T_ND2X1_MR_CSC20L)        19.83     131.94 r
  u_stage_0_0_1/U14897/Z (SC7P5T_OAI21X1_CSC20L)         20.57     152.51 f
  u_stage_0_0_1/U14898/Z (SC7P5T_ND2X1_MR_CSC20L)        14.59     167.10 r
  u_stage_0_0_1/U14952/Z (SC7P5T_ND2X1_MR_CSC20L)        15.69     182.79 f
  u_stage_0_0_1/U14953/Z (SC7P5T_ND2X1_MR_CSC20L)        13.88     196.67 r
  u_stage_0_0_1/U15222/Z (SC7P5T_ND2X1_MR_CSC20L)        16.05     212.71 f
  u_stage_0_0_1/U2428/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     232.29 r
  u_stage_0_0_1/U15526/Z (SC7P5T_OR2X2_A_CSC20L)         23.02     255.31 r
  u_stage_0_0_1/U15549/Z (SC7P5T_AO22IA1A2X2_CSC20L)     31.38     286.69 r
  u_stage_0_0_1/U15551/Z (SC7P5T_AOI21X2_CSC20L)         25.48     312.17 f
  u_stage_0_0_1/U5643/Z (SC7P5T_INVX1_CSC20L)            14.20     326.37 r
  u_stage_0_0_1/U349/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     350.81 r
  u_stage_0_0_1/sub_buf_q_reg_144__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     350.81 r
  data arrival time                                                350.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[134] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[134] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[134] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13676/Z (SC7P5T_INVX2_CSC20L)            7.17       7.17 r
  u_stage_0_0_1/U13687/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.81      40.98 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        27.63      68.61 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25      91.86 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     120.69 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     131.98 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     154.37 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     154.37 r
  data arrival time                                                154.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[133] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[133] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[133] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2582/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.26 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     120.35 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     149.18 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     160.46 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     182.85 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     182.85 r
  data arrival time                                                182.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[132] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[132] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[132] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11355/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U11356/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        11.47      45.47 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87      67.35 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.12 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     108.51 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.34 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     157.59 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     186.42 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     197.70 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     220.10 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     220.10 r
  data arrival time                                                220.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[131] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[131] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[131] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2558/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66      73.53 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      88.91 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     110.78 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     133.55 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     151.94 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     177.78 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     201.02 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     229.85 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     241.14 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     263.53 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     263.53 r
  data arrival time                                                263.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[130] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[130] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[130] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9721/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9722/Z (SC7P5T_NR2X2_MR_CSC20L)         17.22      32.92 r
  u_stage_0_0_1/U4524/Z (SC7P5T_OR2X1_CSC20L)            20.56      53.48 r
  u_stage_0_0_1/U4525/Z (SC7P5T_INVX2_CSC20L)             8.18      61.66 f
  u_stage_0_0_1/U13584/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69      81.35 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     104.12 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66     124.78 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     140.15 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     162.03 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     184.80 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     203.19 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     229.02 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     252.27 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     281.10 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     292.39 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     314.78 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     314.78 r
  data arrival time                                                314.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[129] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[129] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[129] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9736/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U9737/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U4526/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47      80.21 r
  u_stage_0_0_1/U4524/Z (SC7P5T_OR2X1_CSC20L)            24.10     104.32 r
  u_stage_0_0_1/U4525/Z (SC7P5T_INVX2_CSC20L)             8.18     112.50 f
  u_stage_0_0_1/U13584/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     132.18 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     154.96 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66     175.62 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     190.99 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     212.86 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.64 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     254.02 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     279.86 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     303.11 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     331.94 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     343.22 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     365.61 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     365.61 r
  data arrival time                                                365.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[128] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[128] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[128] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9753/Z (SC7P5T_AO22IA1A2X2_CSC20L)      25.30      25.30 r
  u_stage_0_0_1/U13582/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76      48.06 f
  u_stage_0_0_1/U13583/Z (SC7P5T_OAI21X1_CSC20L)         18.55      66.61 r
  u_stage_0_0_1/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58      86.19 f
  u_stage_0_0_1/U4526/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     108.66 r
  u_stage_0_0_1/U4524/Z (SC7P5T_OR2X1_CSC20L)            24.10     132.76 r
  u_stage_0_0_1/U4525/Z (SC7P5T_INVX2_CSC20L)             8.18     140.94 f
  u_stage_0_0_1/U13584/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     160.63 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     183.40 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66     204.06 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     219.43 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     241.31 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     264.08 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     282.47 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     308.30 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     331.55 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     360.38 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     371.66 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     394.06 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     394.06 r
  data arrival time                                                394.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[127] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[127] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[127] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7659/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7660/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7675/Z (SC7P5T_INVX2_CSC20L)            10.63      41.13 r
  u_stage_0_0_1/U13580/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      57.86 f
  u_stage_0_0_1/U13581/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      76.50 r
  u_stage_0_0_1/U13582/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96     100.46 f
  u_stage_0_0_1/U13583/Z (SC7P5T_OAI21X1_CSC20L)         18.55     119.01 r
  u_stage_0_0_1/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     138.59 f
  u_stage_0_0_1/U4526/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     161.06 r
  u_stage_0_0_1/U4524/Z (SC7P5T_OR2X1_CSC20L)            24.10     185.16 r
  u_stage_0_0_1/U4525/Z (SC7P5T_INVX2_CSC20L)             8.18     193.35 f
  u_stage_0_0_1/U13584/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     213.03 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.81 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66     256.47 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     271.84 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     293.71 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     316.48 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     334.87 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     360.71 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     383.96 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     412.79 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     424.07 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     446.46 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     446.46 r
  data arrival time                                                446.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[126] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_177__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[126] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[126] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13578/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13579/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13580/Z (SC7P5T_ND2X1_MR_CSC20L)        21.28      41.33 f
  u_stage_0_0_1/U13581/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      59.97 r
  u_stage_0_0_1/U13582/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      83.93 f
  u_stage_0_0_1/U13583/Z (SC7P5T_OAI21X1_CSC20L)         18.55     102.48 r
  u_stage_0_0_1/U2429/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     122.06 f
  u_stage_0_0_1/U4526/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     144.53 r
  u_stage_0_0_1/U4524/Z (SC7P5T_OR2X1_CSC20L)            24.10     168.63 r
  u_stage_0_0_1/U4525/Z (SC7P5T_INVX2_CSC20L)             8.18     176.82 f
  u_stage_0_0_1/U13584/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     196.50 r
  u_stage_0_0_1/U13585/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     219.27 f
  u_stage_0_0_1/U13586/Z (SC7P5T_OAI21X1_CSC20L)         20.66     239.93 r
  u_stage_0_0_1/U13587/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     255.30 f
  u_stage_0_0_1/U13588/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     277.18 r
  u_stage_0_0_1/U13602/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     299.95 f
  u_stage_0_0_1/U13675/Z (SC7P5T_OAI21X1_CSC20L)         18.39     318.34 r
  u_stage_0_0_1/U13688/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     344.17 f
  u_stage_0_0_1/U22625/Z (SC7P5T_OAI21X2_CSC20L)         23.25     367.42 r
  u_stage_0_0_1/U22680/Z (SC7P5T_AOI21X2_CSC20L)         28.83     396.25 f
  u_stage_0_0_1/U22755/Z (SC7P5T_INVX2_CSC20L)           11.28     407.54 r
  u_stage_0_0_1/U22756/Z (SC7P5T_AO21IAX2_CSC20L)        22.39     429.93 r
  u_stage_0_0_1/sub_buf_q_reg_177__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     429.93 r
  data arrival time                                                429.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[125] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[125] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[125] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12732/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12733/Z (SC7P5T_OAI22X1_CSC20L)         29.99      33.67 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        30.56      64.23 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34      86.58 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     113.32 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     128.03 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     151.26 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     151.26 r
  data arrival time                                                151.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[124] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[124] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[124] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11844/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U11845/Z (SC7P5T_ND2IAX1_CSC20L)         16.97      22.37 f
  u_stage_0_0_1/U11847/Z (SC7P5T_ND2X1_MR_CSC20L)        21.21      43.58 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        21.04      64.62 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66      83.28 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     108.72 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     131.07 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     157.81 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     172.52 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     195.75 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     195.75 r
  data arrival time                                                195.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[123] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[123] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[123] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2607/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.84      28.84 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.91      52.75 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04      71.79 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.30 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.96 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     139.41 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     161.75 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     188.49 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     203.20 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     226.44 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     226.44 r
  data arrival time                                                226.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[122] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[122] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[122] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10571/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U10572/Z (SC7P5T_ND2IAX1_CSC20L)         14.27      19.67 f
  u_stage_0_0_1/U10574/Z (SC7P5T_ND2X1_MR_CSC20L)        19.42      39.09 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        21.01      60.11 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66      78.77 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     101.81 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     120.84 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     144.36 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     163.02 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     188.47 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     210.81 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     237.55 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     252.26 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     275.49 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     275.49 r
  data arrival time                                                275.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[121] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[121] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[121] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2591/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U13565/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U13566/Z (SC7P5T_OAI21X1_CSC20L)         18.62      71.49 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.01 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.67 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     136.71 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     155.75 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     179.26 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     197.93 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     223.37 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     245.71 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     272.46 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     287.17 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     310.40 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     310.40 r
  data arrival time                                                310.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[120] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[120] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[120] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9033/Z (SC7P5T_AN2X2_CSC20L)            15.72      15.72 f
  u_stage_0_0_1/U9034/Z (SC7P5T_NR2X2_MR_CSC20L)         18.19      33.91 r
  u_stage_0_0_1/U13563/Z (SC7P5T_NR2X2_MR_CSC20L)        11.43      45.34 f
  u_stage_0_0_1/U13564/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.89      67.23 r
  u_stage_0_0_1/U13565/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.00 f
  u_stage_0_0_1/U13566/Z (SC7P5T_OAI21X1_CSC20L)         18.62     108.62 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     132.14 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66     150.80 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     173.84 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     192.88 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     216.39 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     235.05 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     260.50 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     282.84 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     309.58 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     324.29 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     347.53 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     347.53 r
  data arrival time                                                347.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[119] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[119] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[119] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8280/Z (SC7P5T_INVX2_CSC20L)             7.02       7.02 f
  u_stage_0_0_1/U8282/Z (SC7P5T_OAI22X1_CSC20L)          25.50      32.52 r
  u_stage_0_0_1/U13561/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      57.20 f
  u_stage_0_0_1/U13562/Z (SC7P5T_OAI21X1_CSC20L)         21.37      78.57 r
  u_stage_0_0_1/U13563/Z (SC7P5T_NR2X2_MR_CSC20L)        15.41      93.98 f
  u_stage_0_0_1/U13564/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.89     115.87 r
  u_stage_0_0_1/U13565/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     138.64 f
  u_stage_0_0_1/U13566/Z (SC7P5T_OAI21X1_CSC20L)         18.62     157.26 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     180.77 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66     199.44 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     222.47 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     241.51 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     265.03 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     283.69 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     309.14 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     331.48 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     358.22 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     372.93 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     396.16 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     396.16 r
  data arrival time                                                396.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[118] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[118] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[118] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U124/Z (SC7P5T_NR2X1_MR_CSC20L)          13.38      13.38 r
  u_stage_0_0_1/U7517/Z (SC7P5T_ND2IAX2_CSC20L)          24.61      37.98 r
  u_stage_0_0_1/U13559/Z (SC7P5T_ND2X1_MR_CSC20L)        18.19      56.17 f
  u_stage_0_0_1/U13560/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      74.80 r
  u_stage_0_0_1/U13561/Z (SC7P5T_ND2X1_MR_CSC20L)        23.94      98.74 f
  u_stage_0_0_1/U13562/Z (SC7P5T_OAI21X1_CSC20L)         21.37     120.11 r
  u_stage_0_0_1/U13563/Z (SC7P5T_NR2X2_MR_CSC20L)        15.41     135.52 f
  u_stage_0_0_1/U13564/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.89     157.41 r
  u_stage_0_0_1/U13565/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     180.18 f
  u_stage_0_0_1/U13566/Z (SC7P5T_OAI21X1_CSC20L)         18.62     198.80 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     222.32 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66     240.98 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     264.02 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     283.06 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     306.57 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     325.23 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     350.68 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     373.02 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     399.76 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     414.47 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     437.71 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     437.71 r
  data arrival time                                                437.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[117] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_146__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[117] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[117] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13557/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13558/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13559/Z (SC7P5T_ND2X1_MR_CSC20L)        21.20      41.25 f
  u_stage_0_0_1/U13560/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      59.88 r
  u_stage_0_0_1/U13561/Z (SC7P5T_ND2X1_MR_CSC20L)        23.94      83.82 f
  u_stage_0_0_1/U13562/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.19 r
  u_stage_0_0_1/U13563/Z (SC7P5T_NR2X2_MR_CSC20L)        15.41     120.60 f
  u_stage_0_0_1/U13564/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.89     142.49 r
  u_stage_0_0_1/U13565/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     165.26 f
  u_stage_0_0_1/U13566/Z (SC7P5T_OAI21X1_CSC20L)         18.62     183.88 r
  u_stage_0_0_1/U13567/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     207.40 f
  u_stage_0_0_1/U13568/Z (SC7P5T_OAI21X1_CSC20L)         18.66     226.06 r
  u_stage_0_0_1/U13569/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     249.10 f
  u_stage_0_0_1/U13570/Z (SC7P5T_OAI21X1_CSC20L)         19.04     268.13 r
  u_stage_0_0_1/U13571/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     291.65 f
  u_stage_0_0_1/U15515/Z (SC7P5T_OAI21X1_CSC20L)         18.66     310.31 r
  u_stage_0_0_1/U15516/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     335.76 f
  u_stage_0_0_1/U15517/Z (SC7P5T_OAI21X2_CSC20L)         22.34     358.10 r
  u_stage_0_0_1/U15518/Z (SC7P5T_AOI21X2_CSC20L)         26.74     384.84 f
  u_stage_0_0_1/U268/Z (SC7P5T_INVX1_CSC20L)             14.71     399.55 r
  u_stage_0_0_1/U22480/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     422.78 r
  u_stage_0_0_1/sub_buf_q_reg_146__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     422.78 r
  data arrival time                                                422.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[116] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[116] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[116] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12238/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12239/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        22.47      50.30 r
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         22.98      73.28 f
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       33.79     107.07 r
  u_stage_0_0_1/U4637/Z (SC7P5T_OA21X1_CSC20L)           33.12     140.19 r
  u_stage_0_0_1/U4638/Z (SC7P5T_INVX1_CSC20L)             7.70     147.89 f
  u_stage_0_0_1/sub_buf_q_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     147.89 f
  data arrival time                                                147.89
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[115] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[115] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[115] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2598/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U13653/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         22.98     106.54 f
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       33.79     140.32 r
  u_stage_0_0_1/U4637/Z (SC7P5T_OA21X1_CSC20L)           33.12     173.45 r
  u_stage_0_0_1/U4638/Z (SC7P5T_INVX1_CSC20L)             7.70     181.14 f
  u_stage_0_0_1/sub_buf_q_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     181.14 f
  data arrival time                                                181.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[114] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[114] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[114] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U5562/Z (SC7P5T_NR2X1_MR_CSC20L)         13.38      13.38 r
  u_stage_0_0_1/U11585/Z (SC7P5T_ND2IAX2_CSC20L)         24.72      38.10 r
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.83 r
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      93.46 f
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     108.71 r
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     129.18 f
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         20.26     149.43 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.17     177.60 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     193.89 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     219.23 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     219.23 r
  data arrival time                                                219.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[113] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[113] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[113] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10048/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10060/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         23.39     108.62 f
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.75 r
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         22.98     177.73 f
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       33.79     211.52 r
  u_stage_0_0_1/U4637/Z (SC7P5T_OA21X1_CSC20L)           33.12     244.64 r
  u_stage_0_0_1/U4638/Z (SC7P5T_INVX1_CSC20L)             7.70     252.34 f
  u_stage_0_0_1/sub_buf_q_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     252.34 f
  data arrival time                                                252.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[112] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[112] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[112] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10046/Z (SC7P5T_AN2X2_A_CSC20L)         21.67      21.67 r
  u_stage_0_0_1/U10144/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      31.27 f
  u_stage_0_0_1/U10145/Z (SC7P5T_INVX2_CSC20L)           10.67      41.94 r
  u_stage_0_0_1/U13667/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      59.20 f
  u_stage_0_0_1/U13668/Z (SC7P5T_OAI21X1_CSC20L)         17.92      77.12 r
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41      97.53 f
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     114.70 r
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     132.78 f
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         20.02     152.80 r
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     169.43 f
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     184.68 r
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     205.15 f
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         20.26     225.40 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.17     253.57 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     269.86 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     295.20 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     295.20 r
  data arrival time                                                295.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[111] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[111] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[111] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2595/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U13657/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U13665/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U13666/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05      69.95 f
  u_stage_0_0_1/U13667/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19      82.13 r
  u_stage_0_0_1/U13668/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.91 f
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     128.77 r
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     143.47 f
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     156.85 r
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         23.39     180.24 f
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     201.71 r
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     212.75 f
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     226.36 r
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         22.98     249.35 f
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       33.79     283.14 r
  u_stage_0_0_1/U4637/Z (SC7P5T_OA21X1_CSC20L)           33.12     316.26 r
  u_stage_0_0_1/U4638/Z (SC7P5T_INVX1_CSC20L)             7.70     323.96 f
  u_stage_0_0_1/sub_buf_q_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     323.96 f
  data arrival time                                                323.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[110] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[110] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[110] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8231/Z (SC7P5T_INVX2_CSC20L)             6.38       6.38 r
  u_stage_0_0_1/U8233/Z (SC7P5T_OAI22X1_CSC20L)          24.70      31.08 f
  u_stage_0_0_1/U13663/Z (SC7P5T_ND2X1_MR_CSC20L)        19.68      50.76 r
  u_stage_0_0_1/U13664/Z (SC7P5T_OAI21X1_CSC20L)         24.52      75.28 f
  u_stage_0_0_1/U13665/Z (SC7P5T_NR2X2_MR_CSC20L)        21.52      96.80 r
  u_stage_0_0_1/U13666/Z (SC7P5T_NR2X2_MR_CSC20L)        11.05     107.85 f
  u_stage_0_0_1/U13667/Z (SC7P5T_ND2X1_MR_CSC20L)        12.19     120.03 r
  u_stage_0_0_1/U13668/Z (SC7P5T_OAI21X1_CSC20L)         19.78     139.82 f
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     166.67 r
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     181.37 f
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38     194.75 r
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         23.39     218.14 f
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     239.61 r
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     250.65 f
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     264.27 r
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         22.98     287.25 f
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       33.79     321.04 r
  u_stage_0_0_1/U4637/Z (SC7P5T_OA21X1_CSC20L)           33.12     354.16 r
  u_stage_0_0_1/U4638/Z (SC7P5T_INVX1_CSC20L)             7.70     361.86 f
  u_stage_0_0_1/sub_buf_q_reg_51__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     361.86 f
  data arrival time                                                361.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[109] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[109] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[109] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8247/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U8322/Z (SC7P5T_NR2IAX2_CSC20L)          21.27      32.79 f
  u_stage_0_0_1/U8323/Z (SC7P5T_INVX2_CSC20L)            11.06      43.85 r
  u_stage_0_0_1/U13661/Z (SC7P5T_ND2X1_MR_CSC20L)        16.85      60.69 f
  u_stage_0_0_1/U13662/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      79.33 r
  u_stage_0_0_1/U13663/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93     103.25 f
  u_stage_0_0_1/U13664/Z (SC7P5T_OAI21X1_CSC20L)         21.37     124.62 r
  u_stage_0_0_1/U13665/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     141.27 f
  u_stage_0_0_1/U13666/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     156.52 r
  u_stage_0_0_1/U13667/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     174.59 f
  u_stage_0_0_1/U13668/Z (SC7P5T_OAI21X1_CSC20L)         17.92     192.51 r
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     212.92 f
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     230.09 r
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     248.17 f
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         20.02     268.19 r
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     284.83 f
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     300.08 r
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     320.54 f
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         20.26     340.80 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.17     368.96 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     385.25 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     410.59 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     410.59 r
  data arrival time                                                410.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[108] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[108] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[108] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13659/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13660/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13661/Z (SC7P5T_ND2X1_MR_CSC20L)        21.25      41.30 f
  u_stage_0_0_1/U13662/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      59.93 r
  u_stage_0_0_1/U13663/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      83.86 f
  u_stage_0_0_1/U13664/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.23 r
  u_stage_0_0_1/U13665/Z (SC7P5T_NR2X2_MR_CSC20L)        16.65     121.88 f
  u_stage_0_0_1/U13666/Z (SC7P5T_NR2X2_MR_CSC20L)        15.26     137.13 r
  u_stage_0_0_1/U13667/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     155.20 f
  u_stage_0_0_1/U13668/Z (SC7P5T_OAI21X1_CSC20L)         17.92     173.12 r
  u_stage_0_0_1/U2280/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     193.53 f
  u_stage_0_0_1/U13669/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     210.70 r
  u_stage_0_0_1/U13670/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     228.78 f
  u_stage_0_0_1/U13671/Z (SC7P5T_OAI21X1_CSC20L)         20.02     248.80 r
  u_stage_0_0_1/U13672/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     265.43 f
  u_stage_0_0_1/U15599/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     280.68 r
  u_stage_0_0_1/U15600/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     301.15 f
  u_stage_0_0_1/U15763/Z (SC7P5T_OAI21X2_CSC20L)         20.26     321.41 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.17     349.57 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     365.86 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     391.20 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     391.20 r
  data arrival time                                                391.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[107] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[107] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[107] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15607/Z (SC7P5T_INVX2_CSC20L)            6.22       6.22 r
  u_stage_0_0_1/U15617/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.39      39.61 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        27.60      67.21 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85      90.06 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     118.89 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     130.07 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     152.42 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     152.42 r
  data arrival time                                                152.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[106] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[106] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[106] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U13520/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U13532/Z (SC7P5T_OAI22X1_CSC20L)         23.01      27.48 f
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         29.95      57.43 r
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        14.74      72.17 f
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        14.84      87.01 r
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         27.03     114.04 f
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         32.53     146.57 r
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           10.08     156.65 f
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        18.50     175.15 f
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     175.15 f
  data arrival time                                                175.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[105] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[105] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[105] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10917/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10918/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10931/Z (SC7P5T_INVX2_CSC20L)           10.66      41.16 r
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.41 f
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         17.87      76.28 r
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37      96.65 f
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        17.24     113.89 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        20.36     134.25 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85     157.10 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     185.93 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     197.11 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     219.46 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     219.46 r
  data arrival time                                                219.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[104] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[104] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[104] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10929/Z (SC7P5T_OA22IA1A2X2_CSC20L)     23.99      23.99 f
  u_stage_0_0_1/U13535/Z (SC7P5T_INVX2_CSC20L)           11.72      35.71 r
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)         9.44      45.15 f
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25      60.40 r
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69      78.09 f
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         17.87      95.96 r
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     116.34 f
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        17.24     133.57 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        20.36     153.93 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85     176.78 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     205.61 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     216.79 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     239.14 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     239.14 r
  data arrival time                                                239.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[103] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[103] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[103] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U224/Z (SC7P5T_NR2X1_MR_CSC20L)          12.90      12.90 r
  u_stage_0_0_1/U8786/Z (SC7P5T_ND2IAX2_CSC20L)          24.49      37.39 r
  u_stage_0_0_1/U13546/Z (SC7P5T_ND2X1_MR_CSC20L)        18.66      56.05 f
  u_stage_0_0_1/U13547/Z (SC7P5T_OAI21X1_CSC20L)         20.00      76.06 r
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      92.69 f
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.94 r
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     125.64 f
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         17.87     143.51 r
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     163.88 f
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        17.24     181.12 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        20.36     201.48 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85     224.33 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     253.15 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     264.34 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     286.68 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     286.68 r
  data arrival time                                                286.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[102] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[102] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[102] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8810/Z (SC7P5T_INVX2_CSC20L)             4.47       4.47 r
  u_stage_0_0_1/U8811/Z (SC7P5T_OAI22X1_CSC20L)          23.01      27.48 f
  u_stage_0_0_1/U2431/Z (SC7P5T_NR2X1_MR_CSC20L)         29.50      56.99 r
  u_stage_0_0_1/U13545/Z (SC7P5T_NR2X2_MR_CSC20L)        14.68      71.66 f
  u_stage_0_0_1/U13546/Z (SC7P5T_ND2X1_MR_CSC20L)        13.37      85.03 r
  u_stage_0_0_1/U13547/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.41 f
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.88 r
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.92 f
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11     153.03 r
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         19.78     172.81 f
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     199.67 r
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        14.74     214.41 f
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        14.84     229.25 r
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         27.03     256.28 f
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         32.53     288.81 r
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           10.08     298.89 f
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        18.50     317.39 f
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     317.39 f
  data arrival time                                                317.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[101] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[101] (in)                                         0.00       0.00 r
  u_stage_0_0_1/din_q[101] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2658/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U13543/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U13544/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2431/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74      96.25 f
  u_stage_0_0_1/U13545/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     113.38 r
  u_stage_0_0_1/U13546/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     131.34 f
  u_stage_0_0_1/U13547/Z (SC7P5T_OAI21X1_CSC20L)         20.00     151.34 r
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     167.97 f
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.22 r
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     200.92 f
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         17.87     218.79 r
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     239.16 f
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        17.24     256.40 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        20.36     276.76 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85     299.61 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     328.43 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     339.62 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     361.96 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     361.96 r
  data arrival time                                                361.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[100] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[100] (in)                                         0.00       0.00 f
  u_stage_0_0_1/din_q[100] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6989/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U6990/Z (SC7P5T_NR2X2_MR_CSC20L)         13.69      29.39 r
  u_stage_0_0_1/U7008/Z (SC7P5T_INVX2_CSC20L)            10.13      39.52 f
  u_stage_0_0_1/U13541/Z (SC7P5T_ND2X1_MR_CSC20L)        12.14      51.66 r
  u_stage_0_0_1/U13542/Z (SC7P5T_OAI21X1_L_CSC20L)       25.37      77.04 f
  u_stage_0_0_1/U13543/Z (SC7P5T_ND2X1_MR_CSC20L)        20.85      97.89 r
  u_stage_0_0_1/U13544/Z (SC7P5T_OAI21X1_CSC20L)         21.50     119.39 f
  u_stage_0_0_1/U2431/Z (SC7P5T_NR2X1_MR_CSC20L)         27.00     146.38 r
  u_stage_0_0_1/U13545/Z (SC7P5T_NR2X2_MR_CSC20L)        14.68     161.06 f
  u_stage_0_0_1/U13546/Z (SC7P5T_ND2X1_MR_CSC20L)        13.37     174.42 r
  u_stage_0_0_1/U13547/Z (SC7P5T_OAI21X1_CSC20L)         23.38     197.80 f
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     219.28 r
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     230.32 f
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        12.11     242.43 r
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         19.78     262.21 f
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     289.06 r
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        14.74     303.80 f
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        14.84     318.65 r
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         27.03     345.68 f
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         32.53     378.21 r
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           10.08     388.29 f
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        18.50     406.79 f
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.79 f
  data arrival time                                                406.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[99] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_164__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[99] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[99] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13539/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13540/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13541/Z (SC7P5T_ND2X1_MR_CSC20L)        21.27      41.32 f
  u_stage_0_0_1/U13542/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      59.96 r
  u_stage_0_0_1/U13543/Z (SC7P5T_ND2X1_MR_CSC20L)        23.99      83.94 f
  u_stage_0_0_1/U13544/Z (SC7P5T_OAI21X1_CSC20L)         19.45     103.40 r
  u_stage_0_0_1/U2431/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74     124.14 f
  u_stage_0_0_1/U13545/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     141.27 r
  u_stage_0_0_1/U13546/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     159.22 f
  u_stage_0_0_1/U13547/Z (SC7P5T_OAI21X1_CSC20L)         20.00     179.22 r
  u_stage_0_0_1/U13548/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     195.86 f
  u_stage_0_0_1/U13549/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     211.11 r
  u_stage_0_0_1/U13550/Z (SC7P5T_ND2X1_MR_CSC20L)        17.69     228.80 f
  u_stage_0_0_1/U13551/Z (SC7P5T_OAI21X1_CSC20L)         17.87     246.67 r
  u_stage_0_0_1/U2226/Z (SC7P5T_NR2X1_MR_CSC20L)         20.37     267.05 f
  u_stage_0_0_1/U15606/Z (SC7P5T_NR2X2_MR_CSC20L)        17.24     284.28 r
  u_stage_0_0_1/U15618/Z (SC7P5T_ND2X1_MR_CSC20L)        20.36     304.64 f
  u_stage_0_0_1/U22620/Z (SC7P5T_OAI21X2_CSC20L)         22.85     327.49 r
  u_stage_0_0_1/U22654/Z (SC7P5T_AOI21X2_CSC20L)         28.83     356.32 f
  u_stage_0_0_1/U22734/Z (SC7P5T_INVX2_CSC20L)           11.18     367.50 r
  u_stage_0_0_1/U22735/Z (SC7P5T_AO21IAX2_CSC20L)        22.35     389.85 r
  u_stage_0_0_1/sub_buf_q_reg_164__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     389.85 r
  data arrival time                                                389.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[98] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[98] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[98] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15491/Z (SC7P5T_INVX2_CSC20L)            5.23       5.23 f
  u_stage_0_0_1/U15502/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.79      39.02 f
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        23.86      62.88 r
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         23.51      86.39 f
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       34.02     120.41 r
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.12     153.53 r
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             7.70     161.23 f
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     161.23 f
  data arrival time                                                161.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[97] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[97] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[97] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2652/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.26 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     117.72 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     146.09 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     179.12 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     187.52 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     187.52 r
  data arrival time                                                187.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[96] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[96] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[96] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10702/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U10703/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        11.48      45.48 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87      67.35 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.12 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     108.51 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.35 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     154.97 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     183.33 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     216.36 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     224.77 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     224.77 r
  data arrival time                                                224.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[95] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[95] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[95] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2651/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66      73.54 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      88.91 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     110.78 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     133.55 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     151.94 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     177.78 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     198.40 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     226.76 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     259.79 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     268.20 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     268.20 r
  data arrival time                                                268.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[94] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[94] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[94] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9107/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9108/Z (SC7P5T_NR2X2_MR_CSC20L)         17.22      32.92 r
  u_stage_0_0_1/U4518/Z (SC7P5T_OR2X1_CSC20L)            20.56      53.48 r
  u_stage_0_0_1/U4519/Z (SC7P5T_INVX2_CSC20L)             8.18      61.66 f
  u_stage_0_0_1/U13614/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69      81.35 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     104.12 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66     124.78 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     140.15 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     162.03 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     184.80 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     203.19 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     229.03 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     249.65 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     278.01 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     311.04 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     319.45 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     319.45 r
  data arrival time                                                319.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[93] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[93] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[93] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9122/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U9123/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2460/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U4520/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47      80.21 r
  u_stage_0_0_1/U4518/Z (SC7P5T_OR2X1_CSC20L)            24.10     104.32 r
  u_stage_0_0_1/U4519/Z (SC7P5T_INVX2_CSC20L)             8.18     112.50 f
  u_stage_0_0_1/U13614/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     132.19 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     154.96 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66     175.62 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     190.99 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     212.86 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.64 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     254.03 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     279.86 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     300.48 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     328.85 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     361.88 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     370.29 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     370.29 r
  data arrival time                                                370.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[92] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[92] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[92] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U9138/Z (SC7P5T_AO22IA1A2X2_CSC20L)      25.30      25.30 r
  u_stage_0_0_1/U13612/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76      48.06 f
  u_stage_0_0_1/U13613/Z (SC7P5T_OAI21X1_CSC20L)         18.55      66.61 r
  u_stage_0_0_1/U2460/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58      86.19 f
  u_stage_0_0_1/U4520/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     108.66 r
  u_stage_0_0_1/U4518/Z (SC7P5T_OR2X1_CSC20L)            24.10     132.76 r
  u_stage_0_0_1/U4519/Z (SC7P5T_INVX2_CSC20L)             8.18     140.94 f
  u_stage_0_0_1/U13614/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     160.63 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     183.40 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66     204.06 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     219.43 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     241.31 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     264.08 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     282.47 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     308.31 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     328.93 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     357.29 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     390.32 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     398.73 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     398.73 r
  data arrival time                                                398.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[91] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[91] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[91] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7409/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7410/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7425/Z (SC7P5T_INVX2_CSC20L)            10.63      41.12 r
  u_stage_0_0_1/U13611/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      57.86 f
  u_stage_0_0_1/U5660/Z (SC7P5T_OAI21X1_L_CSC20L)        18.64      76.50 r
  u_stage_0_0_1/U13612/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96     100.46 f
  u_stage_0_0_1/U13613/Z (SC7P5T_OAI21X1_CSC20L)         18.55     119.01 r
  u_stage_0_0_1/U2460/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     138.59 f
  u_stage_0_0_1/U4520/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     161.06 r
  u_stage_0_0_1/U4518/Z (SC7P5T_OR2X1_CSC20L)            24.10     185.16 r
  u_stage_0_0_1/U4519/Z (SC7P5T_INVX2_CSC20L)             8.18     193.35 f
  u_stage_0_0_1/U13614/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     213.03 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.81 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66     256.46 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     271.84 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     293.71 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     316.48 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     334.87 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     360.71 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     381.33 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     409.69 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     442.72 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     451.13 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     451.13 r
  data arrival time                                                451.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[90] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[90] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[90] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13609/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13610/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13611/Z (SC7P5T_ND2X1_MR_CSC20L)        21.27      41.32 f
  u_stage_0_0_1/U5660/Z (SC7P5T_OAI21X1_L_CSC20L)        18.64      59.96 r
  u_stage_0_0_1/U13612/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      83.92 f
  u_stage_0_0_1/U13613/Z (SC7P5T_OAI21X1_CSC20L)         18.55     102.47 r
  u_stage_0_0_1/U2460/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     122.05 f
  u_stage_0_0_1/U4520/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.47     144.52 r
  u_stage_0_0_1/U4518/Z (SC7P5T_OR2X1_CSC20L)            24.10     168.62 r
  u_stage_0_0_1/U4519/Z (SC7P5T_INVX2_CSC20L)             8.18     176.81 f
  u_stage_0_0_1/U13614/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     196.49 r
  u_stage_0_0_1/U13615/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     219.27 f
  u_stage_0_0_1/U13616/Z (SC7P5T_OAI21X1_CSC20L)         20.66     239.93 r
  u_stage_0_0_1/U13617/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     255.30 f
  u_stage_0_0_1/U5661/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     277.17 r
  u_stage_0_0_1/U13631/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     299.95 f
  u_stage_0_0_1/U15490/Z (SC7P5T_OAI21X1_CSC20L)         18.39     318.33 r
  u_stage_0_0_1/U15503/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     344.17 f
  u_stage_0_0_1/U15738/Z (SC7P5T_OAI21X2_CSC20L)         20.62     364.79 r
  u_stage_0_0_1/U4545/Z (SC7P5T_AOI21X1_MR_CSC20L)       28.36     393.15 f
  u_stage_0_0_1/U4543/Z (SC7P5T_OA21X1_CSC20L)           33.03     426.19 f
  u_stage_0_0_1/U4544/Z (SC7P5T_INVX1_CSC20L)             8.41     434.59 r
  u_stage_0_0_1/sub_buf_q_reg_53__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     434.59 r
  data arrival time                                                434.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[89] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[89] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[89] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13036/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13037/Z (SC7P5T_OAI22X1_CSC20L)         23.74      27.43 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        27.52      54.95 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55      76.50 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     102.93 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     115.91 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     139.85 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     139.85 r
  data arrival time                                                139.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[88] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[88] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[88] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2611/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U13633/Z (SC7P5T_INVX2_CSC20L)           14.76      44.19 f
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        14.73      58.93 r
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.96 f
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        13.63      83.59 r
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.24 f
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     139.90 r
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.28     152.18 f
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     172.07 f
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     172.07 f
  data arrival time                                                172.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[87] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[87] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[87] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U64/Z (SC7P5T_NR2X1_MR_CSC20L)           13.38      13.38 r
  u_stage_0_0_1/U11725/Z (SC7P5T_ND2IAX2_CSC20L)         24.72      38.10 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.83 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      93.46 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     108.71 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     129.18 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     150.73 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     177.16 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     190.14 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     214.08 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     214.08 r
  data arrival time                                                214.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[86] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[86] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[86] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11149/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U11161/Z (SC7P5T_OAI22X1_CSC20L)         22.38      26.85 f
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         29.40      56.25 r
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        14.66      70.91 f
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36      84.26 r
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         23.39     107.65 f
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.12 r
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.16 f
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        13.63     153.79 r
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         24.65     178.44 f
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     210.10 r
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.28     222.38 f
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     242.26 f
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     242.26 f
  data arrival time                                                242.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[85] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[85] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[85] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10382/Z (SC7P5T_AN2X2_A_CSC20L)         21.67      21.67 r
  u_stage_0_0_1/U10383/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      31.27 f
  u_stage_0_0_1/U10386/Z (SC7P5T_INVX2_CSC20L)           10.67      41.94 r
  u_stage_0_0_1/U13646/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      59.20 f
  u_stage_0_0_1/U13647/Z (SC7P5T_OAI21X1_CSC20L)         17.87      77.07 r
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41      97.48 f
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     114.61 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     132.69 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02     152.71 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     169.34 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     184.60 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     205.06 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     226.61 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     253.04 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     266.03 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     289.96 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     289.96 r
  data arrival time                                                289.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[84] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[84] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[84] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9004/Z (SC7P5T_OA22IA1A2X2_CSC20L)      24.87      24.87 f
  u_stage_0_0_1/U13637/Z (SC7P5T_INVX2_CSC20L)           12.43      37.30 r
  u_stage_0_0_1/U13644/Z (SC7P5T_NR2X2_MR_CSC20L)         9.66      46.96 f
  u_stage_0_0_1/U13645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36      62.33 r
  u_stage_0_0_1/U13646/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71      80.04 f
  u_stage_0_0_1/U13647/Z (SC7P5T_OAI21X1_CSC20L)         17.87      97.91 r
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     118.32 f
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     135.45 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     153.53 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02     173.55 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     190.18 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     205.43 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     225.90 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     247.45 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     273.88 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     286.86 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     310.80 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     310.80 r
  data arrival time                                                310.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[83] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[83] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[83] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8310/Z (SC7P5T_INVX2_CSC20L)             6.19       6.19 f
  u_stage_0_0_1/U8312/Z (SC7P5T_OAI22X1_CSC20L)          25.03      31.21 r
  u_stage_0_0_1/U13642/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      55.89 f
  u_stage_0_0_1/U13643/Z (SC7P5T_OAI21X1_CSC20L)         21.37      77.26 r
  u_stage_0_0_1/U13644/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94      94.20 f
  u_stage_0_0_1/U13645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     109.56 r
  u_stage_0_0_1/U13646/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     127.27 f
  u_stage_0_0_1/U13647/Z (SC7P5T_OAI21X1_CSC20L)         17.87     145.14 r
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     165.55 f
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     182.68 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     200.76 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02     220.78 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     237.42 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     252.67 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     273.13 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     294.68 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     321.12 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     334.10 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     358.03 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     358.03 r
  data arrival time                                                358.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[82] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[82] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[82] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7899/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U7900/Z (SC7P5T_NR2IAX2_CSC20L)          21.30      32.81 f
  u_stage_0_0_1/U7901/Z (SC7P5T_INVX2_CSC20L)            11.06      43.88 r
  u_stage_0_0_1/U13641/Z (SC7P5T_ND2X1_MR_CSC20L)        16.85      60.72 f
  u_stage_0_0_1/U5659/Z (SC7P5T_OAI21X1_L_CSC20L)        18.63      79.35 r
  u_stage_0_0_1/U13642/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93     103.28 f
  u_stage_0_0_1/U13643/Z (SC7P5T_OAI21X1_CSC20L)         21.37     124.65 r
  u_stage_0_0_1/U13644/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     141.59 f
  u_stage_0_0_1/U13645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     156.95 r
  u_stage_0_0_1/U13646/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     174.66 f
  u_stage_0_0_1/U13647/Z (SC7P5T_OAI21X1_CSC20L)         17.87     192.53 r
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     212.94 f
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     230.07 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     248.15 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02     268.17 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     284.80 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     300.05 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     320.52 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     342.07 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     368.50 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     381.48 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     405.42 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     405.42 r
  data arrival time                                                405.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[81] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_134__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[81] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[81] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U13639/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U13640/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U13641/Z (SC7P5T_ND2X1_MR_CSC20L)        21.20      41.26 f
  u_stage_0_0_1/U5659/Z (SC7P5T_OAI21X1_L_CSC20L)        18.63      59.88 r
  u_stage_0_0_1/U13642/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      83.81 f
  u_stage_0_0_1/U13643/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.18 r
  u_stage_0_0_1/U13644/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     122.12 f
  u_stage_0_0_1/U13645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     137.48 r
  u_stage_0_0_1/U13646/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     155.19 f
  u_stage_0_0_1/U13647/Z (SC7P5T_OAI21X1_CSC20L)         17.87     173.06 r
  u_stage_0_0_1/U2362/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     193.47 f
  u_stage_0_0_1/U13648/Z (SC7P5T_NR2X2_MR_CSC20L)        17.13     210.60 r
  u_stage_0_0_1/U13649/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     228.68 f
  u_stage_0_0_1/U13650/Z (SC7P5T_OAI21X1_CSC20L)         20.02     248.70 r
  u_stage_0_0_1/U13651/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     265.34 f
  u_stage_0_0_1/U15554/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     280.59 r
  u_stage_0_0_1/U15555/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     301.05 f
  u_stage_0_0_1/U15735/Z (SC7P5T_OAI21X2_CSC20L)         21.55     322.60 r
  u_stage_0_0_1/U4327/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.43     349.04 f
  u_stage_0_0_1/U4325/Z (SC7P5T_INVX1_CSC20L)            12.98     362.02 r
  u_stage_0_0_1/U4326/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     385.95 r
  u_stage_0_0_1/sub_buf_q_reg_134__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     385.95 r
  data arrival time                                                385.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[80] (input port)
  Endpoint: u_stage_0_0_1/sreg_q2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[80] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[80] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12812/Z (SC7P5T_INVX2_CSC20L)            4.51       4.51 r
  u_stage_0_0_1/U12813/Z (SC7P5T_OAI22X1_CSC20L)         23.32      27.83 f
  u_stage_0_0_1/U2552/Z (SC7P5T_INVX1_CSC20L)            17.73      45.56 r
  u_stage_0_0_1/U4424/Z (SC7P5T_AOI21X1_MR_CSC20L)       18.54      64.10 f
  u_stage_0_0_1/U4422/Z (SC7P5T_OA21X2_CSC20L)           21.96      86.06 f
  u_stage_0_0_1/U4423/Z (SC7P5T_INVX2_CSC20L)             6.21      92.28 r
  u_stage_0_0_1/U12857/Z (SC7P5T_ND3X1_CSC20L)           15.97     108.24 f
  u_stage_0_0_1/U12858/Z (SC7P5T_AOI211X1_CSC20L)        21.76     130.00 r
  u_stage_0_0_1/U12859/Z (SC7P5T_ND3X1_CSC20L)           20.48     150.48 f
  u_stage_0_0_1/sreg_q2_reg_7__9_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     150.48 f
  data arrival time                                                150.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[79] (input port)
  Endpoint: u_stage_0_0_1/sreg_q2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[79] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[79] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U2645/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.31      30.31 f
  u_stage_0_0_1/U2575/Z (SC7P5T_INVX1_CSC20L)            21.42      51.73 r
  u_stage_0_0_1/U11958/Z (SC7P5T_NR2X2_MR_CSC20L)         9.99      61.73 f
  u_stage_0_0_1/U12815/Z (SC7P5T_AOI21X1_MR_CSC20L)      16.82      78.54 r
  u_stage_0_0_1/U4424/Z (SC7P5T_AOI21X1_MR_CSC20L)       20.65      99.20 f
  u_stage_0_0_1/U4422/Z (SC7P5T_OA21X2_CSC20L)           21.96     121.16 f
  u_stage_0_0_1/U4423/Z (SC7P5T_INVX2_CSC20L)             6.21     127.37 r
  u_stage_0_0_1/U12857/Z (SC7P5T_ND3X1_CSC20L)           15.97     143.34 f
  u_stage_0_0_1/U12858/Z (SC7P5T_AOI211X1_CSC20L)        21.76     165.10 r
  u_stage_0_0_1/U12859/Z (SC7P5T_ND3X1_CSC20L)           20.48     185.58 f
  u_stage_0_0_1/sreg_q2_reg_7__9_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     185.58 f
  data arrival time                                                185.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[78] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[78] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[78] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U11500/Z (SC7P5T_ND2X1_MR_CSC20L)        13.90      13.90 f
  u_stage_0_0_1/U11502/Z (SC7P5T_NR2IAX2_CSC20L)         22.89      36.79 f
  u_stage_0_0_1/U11504/Z (SC7P5T_INVX2_CSC20L)           10.79      47.58 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        17.28      64.87 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01      84.88 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     101.81 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     117.17 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     137.59 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     158.81 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     185.14 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     199.85 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     223.09 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     223.09 r
  data arrival time                                                223.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[77] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_167__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[77] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[77] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U2646/Z (SC7P5T_AO22IA1A2X1_CSC20L)      27.63      27.63 f
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         28.55      56.18 r
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        14.54      70.72 f
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        13.31      84.03 r
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         22.85     106.88 f
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        21.45     128.33 r
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        12.11     140.44 f
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        13.90     154.34 r
  u_stage_0_0_1/U22611/Z (SC7P5T_OAI21X2_CSC20L)         26.31     180.65 f
  u_stage_0_0_1/U22668/Z (SC7P5T_AOI21X2_CSC20L)         32.29     212.94 r
  u_stage_0_0_1/U22740/Z (SC7P5T_INVX2_CSC20L)           10.08     223.02 f
  u_stage_0_0_1/U22741/Z (SC7P5T_AO21IAX2_CSC20L)        18.50     241.52 f
  u_stage_0_0_1/sub_buf_q_reg_167__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     241.52 f
  data arrival time                                                241.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[76] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[76] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[76] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U92/Z (SC7P5T_NR2X1_MR_CSC20L)           13.38      13.38 r
  u_stage_0_0_1/U9701/Z (SC7P5T_ND2IAX2_CSC20L)          24.72      38.10 r
  u_stage_0_0_1/U20899/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U21285/Z (SC7P5T_OAI21X1_CSC20L)         18.32      75.13 r
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33      95.47 f
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        16.42     111.88 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        18.03     129.92 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01     149.93 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     166.86 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     182.22 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     202.64 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     223.86 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     250.19 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     264.90 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     288.13 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     288.13 r
  data arrival time                                                288.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[75] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[75] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[75] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8633/Z (SC7P5T_INVX2_CSC20L)             3.69       3.69 f
  u_stage_0_0_1/U8635/Z (SC7P5T_OAI22X1_CSC20L)          25.81      29.50 r
  u_stage_0_0_1/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)         20.11      49.61 f
  u_stage_0_0_1/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)         22.05      71.66 r
  u_stage_0_0_1/U20899/Z (SC7P5T_ND2X1_MR_CSC20L)        21.09      92.75 f
  u_stage_0_0_1/U21285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     111.07 r
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     131.40 f
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        16.42     147.82 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        18.03     165.85 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01     185.86 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     202.79 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     218.15 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     238.58 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     259.79 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     286.13 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     300.84 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     324.07 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     324.07 r
  data arrival time                                                324.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[74] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[74] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[74] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2576/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.81      30.81 r
  u_stage_0_0_1/U19327/Z (SC7P5T_ND2X1_MR_CSC20L)        25.17      55.98 f
  u_stage_0_0_1/U20195/Z (SC7P5T_OAI21X1_CSC20L)         19.44      75.42 r
  u_stage_0_0_1/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86      94.28 f
  u_stage_0_0_1/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)         22.05     116.33 r
  u_stage_0_0_1/U20899/Z (SC7P5T_ND2X1_MR_CSC20L)        21.09     137.42 f
  u_stage_0_0_1/U21285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     155.74 r
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     176.07 f
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        16.42     192.49 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        18.03     210.52 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01     230.53 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     247.46 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     262.82 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     283.25 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     304.46 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     330.80 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     345.51 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     368.74 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     368.74 r
  data arrival time                                                368.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[73] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[73] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[73] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7794/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U8148/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U8149/Z (SC7P5T_INVX2_CSC20L)            10.63      41.13 r
  u_stage_0_0_1/U19325/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      57.86 f
  u_stage_0_0_1/U19326/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      76.49 r
  u_stage_0_0_1/U19327/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96     100.46 f
  u_stage_0_0_1/U20195/Z (SC7P5T_OAI21X1_CSC20L)         19.44     119.90 r
  u_stage_0_0_1/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     138.76 f
  u_stage_0_0_1/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)         22.05     160.81 r
  u_stage_0_0_1/U20899/Z (SC7P5T_ND2X1_MR_CSC20L)        21.09     181.90 f
  u_stage_0_0_1/U21285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     200.22 r
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     220.55 f
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        16.42     236.97 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        18.03     255.00 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01     275.01 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     291.94 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     307.30 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     327.73 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     348.94 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     375.28 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     389.99 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     413.22 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     413.22 r
  data arrival time                                                413.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[72] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_151__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[72] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[72] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15808/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U19324/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U19325/Z (SC7P5T_ND2X1_MR_CSC20L)        21.22      41.27 f
  u_stage_0_0_1/U19326/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      59.90 r
  u_stage_0_0_1/U19327/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      83.87 f
  u_stage_0_0_1/U20195/Z (SC7P5T_OAI21X1_CSC20L)         19.44     103.31 r
  u_stage_0_0_1/U2425/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     122.17 f
  u_stage_0_0_1/U2401/Z (SC7P5T_NR2X1_MR_CSC20L)         22.05     144.22 r
  u_stage_0_0_1/U20899/Z (SC7P5T_ND2X1_MR_CSC20L)        21.09     165.31 f
  u_stage_0_0_1/U21285/Z (SC7P5T_OAI21X1_CSC20L)         18.32     183.63 r
  u_stage_0_0_1/U2299/Z (SC7P5T_NR2X1_MR_CSC20L)         20.33     203.96 f
  u_stage_0_0_1/U21546/Z (SC7P5T_NR2X2_MR_CSC20L)        16.42     220.38 r
  u_stage_0_0_1/U21547/Z (SC7P5T_ND2X1_MR_CSC20L)        18.03     238.41 f
  u_stage_0_0_1/U21955/Z (SC7P5T_OAI21X1_CSC20L)         20.01     258.42 r
  u_stage_0_0_1/U21956/Z (SC7P5T_NR2X2_MR_CSC20L)        16.93     275.35 f
  u_stage_0_0_1/U22281/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     290.71 r
  u_stage_0_0_1/U22282/Z (SC7P5T_ND2X1_MR_CSC20L)        20.43     311.14 f
  u_stage_0_0_1/U22283/Z (SC7P5T_OAI21X2_CSC20L)         21.21     332.35 r
  u_stage_0_0_1/U22284/Z (SC7P5T_AOI21X2_CSC20L)         26.33     358.68 f
  u_stage_0_0_1/U265/Z (SC7P5T_INVX1_CSC20L)             14.71     373.39 r
  u_stage_0_0_1/U22471/Z (SC7P5T_AO21IAX2_CSC20L)        23.23     396.63 r
  u_stage_0_0_1/sub_buf_q_reg_151__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     396.63 r
  data arrival time                                                396.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[71] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[71] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[71] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12601/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12602/Z (SC7P5T_OAI22X1_CSC20L)         23.74      27.43 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        27.50      54.93 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55      76.48 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     103.02 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     117.55 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     140.71 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     140.71 r
  data arrival time                                                140.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[70] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_136__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[70] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[70] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2556/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15478/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.20 f
  u_stage_0_0_1/U4330/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     139.86 r
  u_stage_0_0_1/U4328/Z (SC7P5T_INVX1_CSC20L)            12.28     152.14 f
  u_stage_0_0_1/U4329/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     172.03 f
  u_stage_0_0_1/sub_buf_q_reg_136__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     172.03 f
  data arrival time                                                172.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[69] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[69] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[69] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U70/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11872/Z (SC7P5T_ND2IAX2_CSC20L)         24.49      37.39 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.67      56.06 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02      76.08 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      92.71 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.96 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.43 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     149.97 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     176.52 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     191.05 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     214.21 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     214.21 r
  data arrival time                                                214.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[68] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_136__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[68] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[68] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10417/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10429/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         29.70      57.15 r
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.86 f
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        13.38      85.23 r
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.62 f
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     130.09 r
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     141.13 f
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.75 r
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         24.65     179.40 f
  u_stage_0_0_1/U4330/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     211.06 r
  u_stage_0_0_1/U4328/Z (SC7P5T_INVX1_CSC20L)            12.28     223.33 f
  u_stage_0_0_1/U4329/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     243.22 f
  u_stage_0_0_1/sub_buf_q_reg_136__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     243.22 f
  data arrival time                                                243.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[67] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[67] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[67] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10415/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10586/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10587/Z (SC7P5T_INVX2_CSC20L)           10.67      41.16 r
  u_stage_0_0_1/U14656/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.42 f
  u_stage_0_0_1/U5658/Z (SC7P5T_OAI21X1_CSC20L)          17.87      76.29 r
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38      96.67 f
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     113.84 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     131.92 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02     151.94 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     168.57 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.82 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     204.29 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     225.84 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     252.38 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     266.91 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     290.07 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     290.07 r
  data arrival time                                                290.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[66] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[66] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[66] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9524/Z (SC7P5T_OA22IA1A2X2_CSC20L)      24.87      24.87 f
  u_stage_0_0_1/U14652/Z (SC7P5T_INVX2_CSC20L)           12.43      37.30 r
  u_stage_0_0_1/U14654/Z (SC7P5T_NR2X2_MR_CSC20L)         9.66      46.96 f
  u_stage_0_0_1/U14655/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36      62.33 r
  u_stage_0_0_1/U14656/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71      80.04 f
  u_stage_0_0_1/U5658/Z (SC7P5T_OAI21X1_CSC20L)          17.87      97.91 r
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     118.29 f
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     135.46 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     153.54 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02     173.56 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     190.19 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     205.45 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     225.91 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     247.46 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     274.00 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     288.53 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     311.69 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     311.69 r
  data arrival time                                                311.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[65] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[65] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[65] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8557/Z (SC7P5T_INVX2_CSC20L)             6.19       6.19 f
  u_stage_0_0_1/U8559/Z (SC7P5T_OAI22X1_CSC20L)          25.03      31.21 r
  u_stage_0_0_1/U14249/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      55.89 f
  u_stage_0_0_1/U14653/Z (SC7P5T_OAI21X1_CSC20L)         21.37      77.26 r
  u_stage_0_0_1/U14654/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94      94.20 f
  u_stage_0_0_1/U14655/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     109.56 r
  u_stage_0_0_1/U14656/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     127.27 f
  u_stage_0_0_1/U5658/Z (SC7P5T_OAI21X1_CSC20L)          17.87     145.14 r
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     165.53 f
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     182.69 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     200.78 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02     220.80 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     237.43 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     252.68 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     273.14 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     294.69 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     321.23 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     335.77 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     358.92 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     358.92 r
  data arrival time                                                358.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[64] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[64] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[64] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8380/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U8381/Z (SC7P5T_NR2IAX2_CSC20L)          21.29      32.81 f
  u_stage_0_0_1/U8382/Z (SC7P5T_INVX2_CSC20L)            11.06      43.87 r
  u_stage_0_0_1/U14247/Z (SC7P5T_ND2X1_MR_CSC20L)        16.85      60.72 f
  u_stage_0_0_1/U14248/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      79.35 r
  u_stage_0_0_1/U14249/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93     103.28 f
  u_stage_0_0_1/U14653/Z (SC7P5T_OAI21X1_CSC20L)         21.37     124.65 r
  u_stage_0_0_1/U14654/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     141.59 f
  u_stage_0_0_1/U14655/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     156.95 r
  u_stage_0_0_1/U14656/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     174.66 f
  u_stage_0_0_1/U5658/Z (SC7P5T_OAI21X1_CSC20L)          17.87     192.53 r
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     212.91 f
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     230.08 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     248.16 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02     268.18 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     284.82 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     300.07 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     320.53 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     342.08 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     368.62 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     383.15 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     406.31 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.31 r
  data arrival time                                                406.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[63] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_184__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[63] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[63] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14245/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14246/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14247/Z (SC7P5T_ND2X1_MR_CSC20L)        21.25      41.30 f
  u_stage_0_0_1/U14248/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      59.94 r
  u_stage_0_0_1/U14249/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      83.86 f
  u_stage_0_0_1/U14653/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.23 r
  u_stage_0_0_1/U14654/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     122.17 f
  u_stage_0_0_1/U14655/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     137.53 r
  u_stage_0_0_1/U14656/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     155.24 f
  u_stage_0_0_1/U5658/Z (SC7P5T_OAI21X1_CSC20L)          17.87     173.11 r
  u_stage_0_0_1/U2360/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     193.50 f
  u_stage_0_0_1/U14986/Z (SC7P5T_NR2X2_MR_CSC20L)        17.17     210.67 r
  u_stage_0_0_1/U14987/Z (SC7P5T_ND2X1_MR_CSC20L)        18.08     228.75 f
  u_stage_0_0_1/U15480/Z (SC7P5T_OAI21X1_CSC20L)         20.02     248.77 r
  u_stage_0_0_1/U15481/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     265.40 f
  u_stage_0_0_1/U15482/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     280.65 r
  u_stage_0_0_1/U15483/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     301.12 f
  u_stage_0_0_1/U15717/Z (SC7P5T_OAI21X2_CSC20L)         21.55     322.66 r
  u_stage_0_0_1/U15731/Z (SC7P5T_AOI21X2_CSC20L)         26.54     349.21 f
  u_stage_0_0_1/U251/Z (SC7P5T_INVX1_CSC20L)             14.53     363.74 r
  u_stage_0_0_1/U22771/Z (SC7P5T_AO21IAX2_CSC20L)        23.16     386.90 r
  u_stage_0_0_1/sub_buf_q_reg_184__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     386.90 r
  data arrival time                                                386.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[62] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[62] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[62] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12094/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12095/Z (SC7P5T_OAI22X1_CSC20L)         29.92      33.60 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        30.53      64.13 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63      86.76 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     113.17 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     126.16 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     150.09 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     150.09 r
  data arrival time                                                150.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[61] (input port)
  Endpoint: u_stage_0_0_1/sreg_q2_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[61] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[61] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U2640/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.08      28.08 f
  u_stage_0_0_1/U2583/Z (SC7P5T_INVX1_CSC20L)            17.23      45.31 r
  u_stage_0_0_1/U12092/Z (SC7P5T_ND2X1_MR_CSC20L)        15.73      61.04 f
  u_stage_0_0_1/U12093/Z (SC7P5T_OAI21X1_CSC20L)         16.40      77.44 r
  u_stage_0_0_1/U23352/Z (SC7P5T_ND2X1_MR_CSC20L)        16.49      93.93 f
  u_stage_0_0_1/U23353/Z (SC7P5T_OAI211X1_CSC20L)        15.56     109.49 r
  u_stage_0_0_1/U23355/Z (SC7P5T_AOI32X1_CSC20L)         26.16     135.65 f
  u_stage_0_0_1/U23356/Z (SC7P5T_NR3X1_L_CSC20L)         27.16     162.80 r
  u_stage_0_0_1/U23358/Z (SC7P5T_AOI32X1_CSC20L)         26.35     189.16 f
  u_stage_0_0_1/sreg_q2_reg_9__8_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00     189.16 f
  data arrival time                                                189.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[60] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[60] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[60] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12090/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U14961/Z (SC7P5T_NR2X2_MR_CSC20L)        16.82      32.53 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          14.37      46.90 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81      69.72 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78      92.49 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     110.88 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     136.73 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     159.36 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     185.77 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     198.75 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     222.69 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     222.69 r
  data arrival time                                                222.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[59] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[59] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[59] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2642/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55      71.43 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86      90.29 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     113.11 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     135.89 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     154.27 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     180.12 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     202.75 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     229.16 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     242.14 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     266.08 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     266.08 r
  data arrival time                                                266.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[58] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[58] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[58] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12086/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U14574/Z (SC7P5T_NR2X2_MR_CSC20L)        17.22      32.92 r
  u_stage_0_0_1/U4521/Z (SC7P5T_OR2X1_CSC20L)            20.56      53.48 r
  u_stage_0_0_1/U4522/Z (SC7P5T_INVX2_CSC20L)             8.18      61.66 f
  u_stage_0_0_1/U14902/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69      81.35 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     104.12 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55     122.68 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86     141.54 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     164.35 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     187.13 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     205.52 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     231.36 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     254.00 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     280.41 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     293.39 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     317.32 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     317.32 r
  data arrival time                                                317.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[57] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[57] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[57] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U12039/Z (SC7P5T_INVX2_CSC20L)            6.20       6.20 r
  u_stage_0_0_1/U12040/Z (SC7P5T_AO22IA1A2X1_CSC20L)     32.77      38.96 r
  u_stage_0_0_1/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)         19.37      58.33 f
  u_stage_0_0_1/U4523/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.53      80.86 r
  u_stage_0_0_1/U4521/Z (SC7P5T_OR2X1_CSC20L)            24.11     104.97 r
  u_stage_0_0_1/U4522/Z (SC7P5T_INVX2_CSC20L)             8.18     113.15 f
  u_stage_0_0_1/U14902/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     132.84 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     155.61 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55     174.16 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86     193.02 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     215.84 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     238.62 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     257.01 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     282.85 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     305.48 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     331.89 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     344.88 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     368.81 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     368.81 r
  data arrival time                                                368.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[56] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[56] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[56] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12083/Z (SC7P5T_AO22IA1A2X2_CSC20L)     25.30      25.30 r
  u_stage_0_0_1/U14292/Z (SC7P5T_ND2X1_MR_CSC20L)        22.76      48.06 f
  u_stage_0_0_1/U14573/Z (SC7P5T_OAI21X1_CSC20L)         18.55      66.61 r
  u_stage_0_0_1/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58      86.19 f
  u_stage_0_0_1/U4523/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.53     108.72 r
  u_stage_0_0_1/U4521/Z (SC7P5T_OR2X1_CSC20L)            24.11     132.82 r
  u_stage_0_0_1/U4522/Z (SC7P5T_INVX2_CSC20L)             8.18     141.01 f
  u_stage_0_0_1/U14902/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     160.69 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     183.46 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55     202.02 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86     220.88 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     243.69 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     266.47 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     284.86 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     310.70 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     333.34 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     359.75 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     372.73 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     396.67 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     396.67 r
  data arrival time                                                396.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[55] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[55] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[55] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12081/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U14288/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U14289/Z (SC7P5T_INVX2_CSC20L)           10.63      41.13 r
  u_stage_0_0_1/U14290/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      57.87 f
  u_stage_0_0_1/U14291/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      76.51 r
  u_stage_0_0_1/U14292/Z (SC7P5T_ND2X1_MR_CSC20L)        23.97     100.47 f
  u_stage_0_0_1/U14573/Z (SC7P5T_OAI21X1_CSC20L)         18.55     119.02 r
  u_stage_0_0_1/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     138.61 f
  u_stage_0_0_1/U4523/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.53     161.13 r
  u_stage_0_0_1/U4521/Z (SC7P5T_OR2X1_CSC20L)            24.11     185.24 r
  u_stage_0_0_1/U4522/Z (SC7P5T_INVX2_CSC20L)             8.18     193.42 f
  u_stage_0_0_1/U14902/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     213.11 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.88 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55     254.44 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86     273.30 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     296.11 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     318.89 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     337.28 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     363.12 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     385.75 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     412.17 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     425.15 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     449.08 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     449.08 r
  data arrival time                                                449.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[54] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_137__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[54] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[54] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14286/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14287/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14290/Z (SC7P5T_ND2X1_MR_CSC20L)        21.29      41.34 f
  u_stage_0_0_1/U14291/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      59.98 r
  u_stage_0_0_1/U14292/Z (SC7P5T_ND2X1_MR_CSC20L)        23.97      83.95 f
  u_stage_0_0_1/U14573/Z (SC7P5T_OAI21X1_CSC20L)         18.55     102.50 r
  u_stage_0_0_1/U2466/Z (SC7P5T_NR2X1_MR_CSC20L)         19.58     122.08 f
  u_stage_0_0_1/U4523/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.53     144.61 r
  u_stage_0_0_1/U4521/Z (SC7P5T_OR2X1_CSC20L)            24.11     168.72 r
  u_stage_0_0_1/U4522/Z (SC7P5T_INVX2_CSC20L)             8.18     176.90 f
  u_stage_0_0_1/U14902/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     196.59 r
  u_stage_0_0_1/U14903/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     219.36 f
  u_stage_0_0_1/U14963/Z (SC7P5T_OAI21X1_CSC20L)         18.55     237.91 r
  u_stage_0_0_1/U277/Z (SC7P5T_NR2X1_MR_CSC20L)          18.86     256.77 f
  u_stage_0_0_1/U15199/Z (SC7P5T_AOI21X1_MR_CSC20L)      22.81     279.59 r
  u_stage_0_0_1/U15200/Z (SC7P5T_ND2X1_MR_CSC20L)        22.78     302.36 f
  u_stage_0_0_1/U15593/Z (SC7P5T_OAI21X1_CSC20L)         18.39     320.75 r
  u_stage_0_0_1/U15594/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     346.60 f
  u_stage_0_0_1/U15754/Z (SC7P5T_OAI21X2_CSC20L)         22.63     369.23 r
  u_stage_0_0_1/U4333/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     395.64 f
  u_stage_0_0_1/U4331/Z (SC7P5T_INVX1_CSC20L)            12.98     408.62 r
  u_stage_0_0_1/U4332/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     432.56 r
  u_stage_0_0_1/sub_buf_q_reg_137__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     432.56 r
  data arrival time                                                432.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[53] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[53] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[53] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15976/Z (SC7P5T_INVX2_CSC20L)            6.22       6.22 r
  u_stage_0_0_1/U22275/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.32      39.53 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        27.66      67.19 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26      90.45 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     116.55 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     130.93 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     154.03 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     154.03 r
  data arrival time                                                154.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[52] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[52] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[52] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2574/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.27 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.11 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     120.36 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     146.46 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     160.85 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     183.94 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     183.94 r
  data arrival time                                                183.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[51] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[51] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[51] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10870/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U10871/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        11.47      45.47 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87      67.35 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.12 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     108.51 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.35 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     157.60 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     183.70 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     198.09 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     221.18 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     221.18 r
  data arrival time                                                221.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[50] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[50] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[50] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2573/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66      73.54 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      88.91 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     110.78 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     133.56 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     151.94 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     177.78 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     201.04 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     227.13 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     241.52 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     264.62 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     264.62 r
  data arrival time                                                264.62
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[49] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[49] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[49] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9263/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9264/Z (SC7P5T_NR2X2_MR_CSC20L)         17.22      32.92 r
  u_stage_0_0_1/U4527/Z (SC7P5T_OR2X1_CSC20L)            20.56      53.49 r
  u_stage_0_0_1/U4528/Z (SC7P5T_INVX2_CSC20L)             8.18      61.67 f
  u_stage_0_0_1/U15173/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69      81.36 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     104.13 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66     124.79 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     140.16 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     162.04 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     184.81 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     203.20 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     229.04 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     252.29 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     278.39 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     292.78 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     315.87 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     315.87 r
  data arrival time                                                315.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[48] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[48] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[48] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9278/Z (SC7P5T_INVX2_CSC20L)             6.20       6.20 r
  u_stage_0_0_1/U9279/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.39      38.58 r
  u_stage_0_0_1/U2468/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      57.74 f
  u_stage_0_0_1/U4529/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45      80.19 r
  u_stage_0_0_1/U4527/Z (SC7P5T_OR2X1_CSC20L)            24.10     104.29 r
  u_stage_0_0_1/U4528/Z (SC7P5T_INVX2_CSC20L)             8.18     112.48 f
  u_stage_0_0_1/U15173/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     132.16 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     154.94 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66     175.60 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     190.97 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     212.84 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.62 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     254.00 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     279.84 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     303.10 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     329.20 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     343.58 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     366.68 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     366.68 r
  data arrival time                                                366.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[47] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[47] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[47] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2644/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U15171/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U15172/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2468/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86      94.37 f
  u_stage_0_0_1/U4529/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     116.82 r
  u_stage_0_0_1/U4527/Z (SC7P5T_OR2X1_CSC20L)            24.10     140.92 r
  u_stage_0_0_1/U4528/Z (SC7P5T_INVX2_CSC20L)             8.18     149.10 f
  u_stage_0_0_1/U15173/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     168.79 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     191.56 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66     212.22 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     227.59 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     249.47 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     272.24 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     290.63 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     316.47 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     339.73 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     365.82 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     380.21 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     403.30 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     403.30 r
  data arrival time                                                403.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[46] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[46] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[46] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7263/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7264/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7280/Z (SC7P5T_INVX2_CSC20L)            10.67      41.17 r
  u_stage_0_0_1/U14504/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.42 f
  u_stage_0_0_1/U15170/Z (SC7P5T_OAI21X1_CSC20L)         18.30      76.72 r
  u_stage_0_0_1/U15171/Z (SC7P5T_ND2X1_MR_CSC20L)        23.10      99.82 f
  u_stage_0_0_1/U15172/Z (SC7P5T_OAI21X1_CSC20L)         19.45     119.28 r
  u_stage_0_0_1/U2468/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     138.14 f
  u_stage_0_0_1/U4529/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     160.58 r
  u_stage_0_0_1/U4527/Z (SC7P5T_OR2X1_CSC20L)            24.10     184.68 r
  u_stage_0_0_1/U4528/Z (SC7P5T_INVX2_CSC20L)             8.18     192.87 f
  u_stage_0_0_1/U15173/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     212.55 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.33 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66     255.99 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     271.36 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     293.23 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     316.01 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     334.39 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     360.24 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     383.49 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     409.59 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     423.98 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     447.07 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     447.07 r
  data arrival time                                                447.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[45] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_186__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[45] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[45] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14502/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14503/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14504/Z (SC7P5T_ND2X1_MR_CSC20L)        22.22      42.28 f
  u_stage_0_0_1/U15170/Z (SC7P5T_OAI21X1_CSC20L)         18.30      60.58 r
  u_stage_0_0_1/U15171/Z (SC7P5T_ND2X1_MR_CSC20L)        23.10      83.68 f
  u_stage_0_0_1/U15172/Z (SC7P5T_OAI21X1_CSC20L)         19.45     103.13 r
  u_stage_0_0_1/U2468/Z (SC7P5T_NR2X1_MR_CSC20L)         18.86     121.99 f
  u_stage_0_0_1/U4529/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     144.44 r
  u_stage_0_0_1/U4527/Z (SC7P5T_OR2X1_CSC20L)            24.10     168.54 r
  u_stage_0_0_1/U4528/Z (SC7P5T_INVX2_CSC20L)             8.18     176.72 f
  u_stage_0_0_1/U15173/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     196.41 r
  u_stage_0_0_1/U15174/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     219.18 f
  u_stage_0_0_1/U15175/Z (SC7P5T_OAI21X1_CSC20L)         20.66     239.84 r
  u_stage_0_0_1/U15176/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     255.21 f
  u_stage_0_0_1/U15177/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.87     277.09 r
  u_stage_0_0_1/U15191/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     299.86 f
  u_stage_0_0_1/U22264/Z (SC7P5T_OAI21X1_CSC20L)         18.39     318.25 r
  u_stage_0_0_1/U22276/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     344.09 f
  u_stage_0_0_1/U22629/Z (SC7P5T_OAI21X2_CSC20L)         23.26     367.34 r
  u_stage_0_0_1/U22661/Z (SC7P5T_AOI21X2_CSC20L)         26.10     393.44 f
  u_stage_0_0_1/U5625/Z (SC7P5T_INVX1_CSC20L)            14.39     407.83 r
  u_stage_0_0_1/U22770/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     430.92 r
  u_stage_0_0_1/sub_buf_q_reg_186__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     430.92 r
  data arrival time                                                430.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[44] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[44] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[44] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12452/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12453/Z (SC7P5T_OAI22X1_CSC20L)         23.74      27.43 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        27.50      54.93 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55      76.48 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     102.89 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     115.87 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     139.80 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     139.80 r
  data arrival time                                                139.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[43] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[43] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[43] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2571/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15193/Z (SC7P5T_INVX2_CSC20L)           14.74      44.17 f
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.90 r
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.93 f
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62      83.55 r
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         24.65     108.20 f
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     139.86 r
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.28     152.14 f
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     172.03 f
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     172.03 f
  data arrival time                                                172.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[42] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[42] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[42] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U67/Z (SC7P5T_NR2X1_MR_CSC20L)           12.90      12.90 r
  u_stage_0_0_1/U11750/Z (SC7P5T_ND2IAX2_CSC20L)         24.50      37.40 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        18.67      56.06 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00      76.07 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64      92.70 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     107.96 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     128.42 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     149.97 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     176.38 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     189.36 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     213.30 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     213.30 r
  data arrival time                                                213.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[41] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[41] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[41] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10181/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U10192/Z (SC7P5T_OAI22X1_CSC20L)         22.99      27.46 f
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         29.49      56.95 r
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        14.67      71.62 f
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        13.36      84.98 r
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         23.38     108.37 f
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     129.84 r
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     140.88 f
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        13.62     154.50 r
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         24.65     179.15 f
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.66     210.81 r
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.28     223.08 f
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         19.89     242.97 f
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     242.97 f
  data arrival time                                                242.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[40] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[40] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[40] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U10179/Z (SC7P5T_AN2X2_CSC20L)           20.90      20.90 r
  u_stage_0_0_1/U10464/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      30.50 f
  u_stage_0_0_1/U10465/Z (SC7P5T_INVX2_CSC20L)           10.66      41.16 r
  u_stage_0_0_1/U14639/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      58.41 f
  u_stage_0_0_1/U14857/Z (SC7P5T_OAI21X1_CSC20L)         17.87      76.28 r
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38      96.66 f
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     113.78 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     131.74 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00     151.74 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     168.38 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.63 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     204.09 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     225.64 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     252.05 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     265.03 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     288.97 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     288.97 r
  data arrival time                                                288.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[39] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[39] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[39] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9499/Z (SC7P5T_OA22IA1A2X2_CSC20L)      24.87      24.87 f
  u_stage_0_0_1/U14635/Z (SC7P5T_INVX2_CSC20L)           12.43      37.30 r
  u_stage_0_0_1/U14637/Z (SC7P5T_NR2X2_MR_CSC20L)         9.66      46.96 f
  u_stage_0_0_1/U14638/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36      62.33 r
  u_stage_0_0_1/U14639/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71      80.04 f
  u_stage_0_0_1/U14857/Z (SC7P5T_OAI21X1_CSC20L)         17.87      97.91 r
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     118.29 f
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     135.41 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     153.36 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00     173.36 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     190.00 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     205.25 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     225.72 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     247.26 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     273.68 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     286.66 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     310.59 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     310.59 r
  data arrival time                                                310.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[38] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[38] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[38] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8514/Z (SC7P5T_INVX2_CSC20L)             6.19       6.19 f
  u_stage_0_0_1/U8516/Z (SC7P5T_OAI22X1_CSC20L)          25.03      31.21 r
  u_stage_0_0_1/U14257/Z (SC7P5T_ND2X1_MR_CSC20L)        24.68      55.89 f
  u_stage_0_0_1/U14636/Z (SC7P5T_OAI21X1_CSC20L)         21.37      77.26 r
  u_stage_0_0_1/U14637/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94      94.20 f
  u_stage_0_0_1/U14638/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     109.56 r
  u_stage_0_0_1/U14639/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     127.27 f
  u_stage_0_0_1/U14857/Z (SC7P5T_OAI21X1_CSC20L)         17.87     145.14 r
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     165.52 f
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     182.64 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     200.60 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00     220.60 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     237.24 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     252.49 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     272.95 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     294.50 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     320.91 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     333.89 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     357.83 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     357.83 r
  data arrival time                                                357.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[37] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[37] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[37] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8530/Z (SC7P5T_ND2X1_MR_CSC20L)         11.52      11.52 f
  u_stage_0_0_1/U8649/Z (SC7P5T_NR2IAX2_CSC20L)          21.27      32.79 f
  u_stage_0_0_1/U8650/Z (SC7P5T_INVX2_CSC20L)            11.06      43.85 r
  u_stage_0_0_1/U14255/Z (SC7P5T_ND2X1_MR_CSC20L)        16.85      60.69 f
  u_stage_0_0_1/U14256/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      79.33 r
  u_stage_0_0_1/U14257/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93     103.25 f
  u_stage_0_0_1/U14636/Z (SC7P5T_OAI21X1_CSC20L)         21.37     124.62 r
  u_stage_0_0_1/U14637/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     141.57 f
  u_stage_0_0_1/U14638/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     156.93 r
  u_stage_0_0_1/U14639/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     174.64 f
  u_stage_0_0_1/U14857/Z (SC7P5T_OAI21X1_CSC20L)         17.87     192.51 r
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     212.89 f
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     230.01 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     247.96 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00     267.96 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     284.60 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     299.85 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     320.32 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     341.87 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     368.28 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     381.26 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     405.20 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     405.20 r
  data arrival time                                                405.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[36] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_139__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[36] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[36] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14253/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14254/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14255/Z (SC7P5T_ND2X1_MR_CSC20L)        21.27      41.32 f
  u_stage_0_0_1/U14256/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      59.96 r
  u_stage_0_0_1/U14257/Z (SC7P5T_ND2X1_MR_CSC20L)        23.93      83.88 f
  u_stage_0_0_1/U14636/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.25 r
  u_stage_0_0_1/U14637/Z (SC7P5T_NR2X2_MR_CSC20L)        16.94     122.19 f
  u_stage_0_0_1/U14638/Z (SC7P5T_NR2X2_MR_CSC20L)        15.36     137.56 r
  u_stage_0_0_1/U14639/Z (SC7P5T_ND2X1_MR_CSC20L)        17.71     155.27 f
  u_stage_0_0_1/U14857/Z (SC7P5T_OAI21X1_CSC20L)         17.87     173.14 r
  u_stage_0_0_1/U2303/Z (SC7P5T_NR2X1_MR_CSC20L)         20.38     193.52 f
  u_stage_0_0_1/U14976/Z (SC7P5T_NR2X2_MR_CSC20L)        17.12     210.64 r
  u_stage_0_0_1/U14977/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     228.59 f
  u_stage_0_0_1/U15195/Z (SC7P5T_OAI21X1_CSC20L)         20.00     248.59 r
  u_stage_0_0_1/U15196/Z (SC7P5T_NR2X2_MR_CSC20L)        16.64     265.23 f
  u_stage_0_0_1/U15521/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     280.48 r
  u_stage_0_0_1/U15522/Z (SC7P5T_ND2X1_MR_CSC20L)        20.46     300.95 f
  u_stage_0_0_1/U15722/Z (SC7P5T_OAI21X2_CSC20L)         21.55     322.49 r
  u_stage_0_0_1/U4336/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     348.91 f
  u_stage_0_0_1/U4334/Z (SC7P5T_INVX1_CSC20L)            12.98     361.89 r
  u_stage_0_0_1/U4335/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     385.82 r
  u_stage_0_0_1/sub_buf_q_reg_139__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     385.82 r
  data arrival time                                                385.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[35] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[35] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[35] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15576/Z (SC7P5T_INVX2_CSC20L)            6.22       6.22 r
  u_stage_0_0_1/U15587/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.32      39.53 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        27.67      67.20 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66      88.86 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     115.51 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     129.72 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     154.16 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     154.16 r
  data arrival time                                                154.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[34] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[34] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[34] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2619/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39      71.26 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84      97.10 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     118.76 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     145.41 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     159.62 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     184.05 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     184.05 r
  data arrival time                                                184.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[33] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[33] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[33] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10795/Z (SC7P5T_AN2X2_CSC20L)           15.71      15.71 f
  u_stage_0_0_1/U10796/Z (SC7P5T_NR2X2_MR_CSC20L)        18.29      34.00 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        11.47      45.47 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87      67.34 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      90.12 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     108.50 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     134.34 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     156.00 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     182.65 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     196.86 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     221.30 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     221.30 r
  data arrival time                                                221.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[32] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[32] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[32] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2620/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66      73.53 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37      88.91 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     110.78 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     133.55 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     151.94 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     177.78 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     199.44 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     226.09 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     240.29 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     264.73 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     264.73 r
  data arrival time                                                264.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[31] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[31] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[31] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9352/Z (SC7P5T_AN2X2_CSC20L)            15.71      15.71 f
  u_stage_0_0_1/U9353/Z (SC7P5T_NR2X2_MR_CSC20L)         17.22      32.92 r
  u_stage_0_0_1/U4530/Z (SC7P5T_OR2X1_CSC20L)            20.56      53.48 r
  u_stage_0_0_1/U4531/Z (SC7P5T_INVX2_CSC20L)             8.18      61.66 f
  u_stage_0_0_1/U14871/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69      81.35 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     104.12 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66     124.78 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     140.15 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     162.03 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     184.80 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     203.18 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     229.02 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     250.68 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     277.33 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     291.54 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     315.98 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     315.98 r
  data arrival time                                                315.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[30] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[30] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[30] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U9367/Z (SC7P5T_INVX2_CSC20L)             7.15       7.15 r
  u_stage_0_0_1/U9368/Z (SC7P5T_AO22IA1A2X1_CSC20L)      32.94      40.09 r
  u_stage_0_0_1/U2480/Z (SC7P5T_NR2X1_MR_CSC20L)         19.16      59.25 f
  u_stage_0_0_1/U4532/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45      81.69 r
  u_stage_0_0_1/U4530/Z (SC7P5T_OR2X1_CSC20L)            24.10     105.79 r
  u_stage_0_0_1/U4531/Z (SC7P5T_INVX2_CSC20L)             8.18     113.98 f
  u_stage_0_0_1/U14871/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     133.66 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     156.44 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66     177.09 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     192.47 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     214.34 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     237.11 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     255.50 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     281.34 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     303.00 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     329.65 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     343.85 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     368.29 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     368.29 r
  data arrival time                                                368.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[29] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[29] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[29] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2629/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.86      30.86 r
  u_stage_0_0_1/U14304/Z (SC7P5T_ND2X1_MR_CSC20L)        25.20      56.06 f
  u_stage_0_0_1/U14567/Z (SC7P5T_OAI21X1_CSC20L)         19.45      75.51 r
  u_stage_0_0_1/U2480/Z (SC7P5T_NR2X1_MR_CSC20L)         18.85      94.36 f
  u_stage_0_0_1/U4532/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     116.81 r
  u_stage_0_0_1/U4530/Z (SC7P5T_OR2X1_CSC20L)            24.10     140.91 r
  u_stage_0_0_1/U4531/Z (SC7P5T_INVX2_CSC20L)             8.18     149.09 f
  u_stage_0_0_1/U14871/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     168.78 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     191.55 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66     212.21 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     227.58 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     249.46 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     272.23 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     290.62 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     316.45 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     338.11 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     364.76 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     378.97 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     403.41 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     403.41 r
  data arrival time                                                403.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[28] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[28] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[28] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7181/Z (SC7P5T_AN2X2_CSC20L)            20.90      20.90 r
  u_stage_0_0_1/U7182/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      30.50 f
  u_stage_0_0_1/U7198/Z (SC7P5T_INVX2_CSC20L)            10.63      41.12 r
  u_stage_0_0_1/U14303/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      57.86 f
  u_stage_0_0_1/U5656/Z (SC7P5T_OAI21X1_L_CSC20L)        18.64      76.50 r
  u_stage_0_0_1/U14304/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96     100.46 f
  u_stage_0_0_1/U14567/Z (SC7P5T_OAI21X1_CSC20L)         19.45     119.91 r
  u_stage_0_0_1/U2480/Z (SC7P5T_NR2X1_MR_CSC20L)         18.85     138.76 f
  u_stage_0_0_1/U4532/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     161.21 r
  u_stage_0_0_1/U4530/Z (SC7P5T_OR2X1_CSC20L)            24.10     185.31 r
  u_stage_0_0_1/U4531/Z (SC7P5T_INVX2_CSC20L)             8.18     193.50 f
  u_stage_0_0_1/U14871/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     213.18 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     235.95 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66     256.61 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     271.98 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     293.86 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     316.63 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     335.02 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     360.85 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     382.52 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     409.17 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     423.37 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     447.81 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     447.81 r
  data arrival time                                                447.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[27] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_156__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[27] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[27] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14301/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14302/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14303/Z (SC7P5T_ND2X1_MR_CSC20L)        21.27      41.32 f
  u_stage_0_0_1/U5656/Z (SC7P5T_OAI21X1_L_CSC20L)        18.64      59.96 r
  u_stage_0_0_1/U14304/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      83.92 f
  u_stage_0_0_1/U14567/Z (SC7P5T_OAI21X1_CSC20L)         19.45     103.37 r
  u_stage_0_0_1/U2480/Z (SC7P5T_NR2X1_MR_CSC20L)         18.85     122.22 f
  u_stage_0_0_1/U4532/Z (SC7P5T_AOI21X1_MR_CSC20L)       22.45     144.67 r
  u_stage_0_0_1/U4530/Z (SC7P5T_OR2X1_CSC20L)            24.10     168.77 r
  u_stage_0_0_1/U4531/Z (SC7P5T_INVX2_CSC20L)             8.18     176.96 f
  u_stage_0_0_1/U14871/Z (SC7P5T_AOI21X1_MR_CSC20L)      19.69     196.64 r
  u_stage_0_0_1/U14872/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     219.41 f
  u_stage_0_0_1/U14968/Z (SC7P5T_OAI21X1_CSC20L)         20.66     240.07 r
  u_stage_0_0_1/U14969/Z (SC7P5T_NR2X2_MR_CSC20L)        15.37     255.44 f
  u_stage_0_0_1/U5657/Z (SC7P5T_AOI21X1_MR_CSC20L)       21.87     277.32 r
  u_stage_0_0_1/U15574/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     300.09 f
  u_stage_0_0_1/U15575/Z (SC7P5T_OAI21X1_CSC20L)         18.39     318.48 r
  u_stage_0_0_1/U15588/Z (SC7P5T_ND2X1_MR_CSC20L)        25.84     344.31 f
  u_stage_0_0_1/U15589/Z (SC7P5T_OAI21X2_CSC20L)         21.66     365.98 r
  u_stage_0_0_1/U15590/Z (SC7P5T_AOI21X2_CSC20L)         26.65     392.63 f
  u_stage_0_0_1/U262/Z (SC7P5T_INVX1_CSC20L)             14.20     406.83 r
  u_stage_0_0_1/U341/Z (SC7P5T_AO21IAX1_CSC20L)          24.44     431.27 r
  u_stage_0_0_1/sub_buf_q_reg_156__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     431.27 r
  data arrival time                                                431.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[26] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[26] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[26] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15855/Z (SC7P5T_INVX2_CSC20L)            6.22       6.22 r
  u_stage_0_0_1/U22298/Z (SC7P5T_AO22IA1A2X1_CSC20L)     33.34      39.56 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        27.56      67.12 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84      89.96 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     116.05 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     130.44 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     153.54 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     153.54 r
  data arrival time                                                153.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[25] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_157__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[25] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[25] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U15133/Z (SC7P5T_INVX2_CSC20L)            4.47       4.47 r
  u_stage_0_0_1/U15145/Z (SC7P5T_OAI22X1_CSC20L)         23.01      27.48 f
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         29.71      57.19 r
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70      71.90 f
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        14.83      86.73 r
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         27.02     113.75 f
  u_stage_0_0_1/U22702/Z (SC7P5T_AOI21X2_CSC20L)         32.53     146.28 r
  u_stage_0_0_1/U22806/Z (SC7P5T_INVX2_CSC20L)           10.16     156.44 f
  u_stage_0_0_1/U22807/Z (SC7P5T_AO21IAX2_CSC20L)        18.55     174.99 f
  u_stage_0_0_1/sub_buf_q_reg_157__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     174.99 f
  data arrival time                                                174.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[24] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[24] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[24] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U11182/Z (SC7P5T_AN2X2_A_CSC20L)         21.67      21.67 r
  u_stage_0_0_1/U11183/Z (SC7P5T_NR2X2_MR_CSC20L)         9.60      31.27 f
  u_stage_0_0_1/U11198/Z (SC7P5T_INVX2_CSC20L)           10.68      41.94 r
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        17.25      59.20 f
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         17.92      77.12 r
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41      97.53 f
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        17.18     114.71 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        20.48     135.18 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84     158.02 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     184.12 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     198.51 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     221.60 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     221.60 r
  data arrival time                                                221.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[23] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_157__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[23] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[23] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2626/Z (SC7P5T_OA22IA1A2X1_CSC20L)      29.43      29.43 r
  u_stage_0_0_1/U15148/Z (SC7P5T_INVX2_CSC20L)           14.73      44.16 f
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        14.72      58.88 r
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04      69.92 f
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        12.18      82.10 r
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         19.78     101.88 f
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     128.73 r
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     143.44 f
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        14.83     158.27 r
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         27.02     185.29 f
  u_stage_0_0_1/U22702/Z (SC7P5T_AOI21X2_CSC20L)         32.53     217.82 r
  u_stage_0_0_1/U22806/Z (SC7P5T_INVX2_CSC20L)           10.16     227.98 f
  u_stage_0_0_1/U22807/Z (SC7P5T_AO21IAX2_CSC20L)        18.55     246.53 f
  u_stage_0_0_1/sub_buf_q_reg_157__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     246.53 f
  data arrival time                                                246.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[22] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[22] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[22] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U5558/Z (SC7P5T_NR2X1_MR_CSC20L)         13.38      13.38 r
  u_stage_0_0_1/U8956/Z (SC7P5T_ND2IAX2_CSC20L)          24.72      38.10 r
  u_stage_0_0_1/U15158/Z (SC7P5T_ND2X1_MR_CSC20L)        18.71      56.81 f
  u_stage_0_0_1/U15159/Z (SC7P5T_OAI21X1_CSC20L)         20.00      76.81 r
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63      93.45 f
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     108.70 r
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     126.77 f
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         17.92     144.69 r
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     165.10 f
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        17.18     182.28 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        20.48     202.75 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84     225.59 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     251.69 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     266.08 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     289.17 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     289.17 r
  data arrival time                                                289.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[21] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_157__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[21] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[21] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8980/Z (SC7P5T_INVX2_CSC20L)             4.47       4.47 r
  u_stage_0_0_1/U8981/Z (SC7P5T_OAI22X1_CSC20L)          22.38      26.85 f
  u_stage_0_0_1/U2420/Z (SC7P5T_NR2X1_MR_CSC20L)         29.18      56.03 r
  u_stage_0_0_1/U15157/Z (SC7P5T_NR2X2_MR_CSC20L)        14.63      70.66 f
  u_stage_0_0_1/U15158/Z (SC7P5T_ND2X1_MR_CSC20L)        13.35      84.01 r
  u_stage_0_0_1/U15159/Z (SC7P5T_OAI21X1_CSC20L)         23.39     107.39 f
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        21.47     128.86 r
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        11.04     139.90 f
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        12.18     152.08 r
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         19.78     171.87 f
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         26.86     198.72 r
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        14.70     213.43 f
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        14.83     228.26 r
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         27.02     255.28 f
  u_stage_0_0_1/U22702/Z (SC7P5T_AOI21X2_CSC20L)         32.53     287.81 r
  u_stage_0_0_1/U22806/Z (SC7P5T_INVX2_CSC20L)           10.16     297.97 f
  u_stage_0_0_1/U22807/Z (SC7P5T_AO21IAX2_CSC20L)        18.55     316.51 f
  u_stage_0_0_1/sub_buf_q_reg_157__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     316.51 f
  data arrival time                                                316.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[20] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[20] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[20] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2635/Z (SC7P5T_AO22IA1A2X1_CSC20L)      30.81      30.81 r
  u_stage_0_0_1/U15155/Z (SC7P5T_ND2X1_MR_CSC20L)        25.17      55.98 f
  u_stage_0_0_1/U15156/Z (SC7P5T_OAI21X1_CSC20L)         19.44      75.42 r
  u_stage_0_0_1/U2420/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74      96.16 f
  u_stage_0_0_1/U15157/Z (SC7P5T_NR2X2_MR_CSC20L)        17.03     113.19 r
  u_stage_0_0_1/U15158/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     131.15 f
  u_stage_0_0_1/U15159/Z (SC7P5T_OAI21X1_CSC20L)         20.00     151.15 r
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     167.78 f
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     183.03 r
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     201.10 f
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         17.92     219.02 r
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     239.43 f
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        17.18     256.61 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        20.48     277.09 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84     299.93 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     326.02 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     340.41 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     363.51 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     363.51 r
  data arrival time                                                363.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[19] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[19] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[19] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U7609/Z (SC7P5T_AN2X2_A_CSC20L)          21.67      21.67 r
  u_stage_0_0_1/U7610/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      31.27 f
  u_stage_0_0_1/U7626/Z (SC7P5T_INVX2_CSC20L)            10.64      41.91 r
  u_stage_0_0_1/U15153/Z (SC7P5T_ND2X1_MR_CSC20L)        16.74      58.65 f
  u_stage_0_0_1/U15154/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      77.29 r
  u_stage_0_0_1/U15155/Z (SC7P5T_ND2X1_MR_CSC20L)        24.00     101.28 f
  u_stage_0_0_1/U15156/Z (SC7P5T_OAI21X1_CSC20L)         19.44     120.73 r
  u_stage_0_0_1/U2420/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74     141.46 f
  u_stage_0_0_1/U15157/Z (SC7P5T_NR2X2_MR_CSC20L)        17.03     158.50 r
  u_stage_0_0_1/U15158/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     176.45 f
  u_stage_0_0_1/U15159/Z (SC7P5T_OAI21X1_CSC20L)         20.00     196.45 r
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     213.09 f
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     228.34 r
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     246.41 f
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         17.92     264.33 r
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     284.74 f
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        17.18     301.92 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        20.48     322.39 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84     345.23 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     371.33 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     385.72 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     408.81 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     408.81 r
  data arrival time                                                408.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[18] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_189__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[18] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[18] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U15152/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U5655/Z (SC7P5T_NR2X1_MR_CSC20L)         16.37      20.05 r
  u_stage_0_0_1/U15153/Z (SC7P5T_ND2X1_MR_CSC20L)        21.27      41.32 f
  u_stage_0_0_1/U15154/Z (SC7P5T_OAI21X1_L_CSC20L)       18.64      59.96 r
  u_stage_0_0_1/U15155/Z (SC7P5T_ND2X1_MR_CSC20L)        24.00      83.95 f
  u_stage_0_0_1/U15156/Z (SC7P5T_OAI21X1_CSC20L)         19.44     103.39 r
  u_stage_0_0_1/U2420/Z (SC7P5T_NR2X1_MR_CSC20L)         20.74     124.13 f
  u_stage_0_0_1/U15157/Z (SC7P5T_NR2X2_MR_CSC20L)        17.03     141.16 r
  u_stage_0_0_1/U15158/Z (SC7P5T_ND2X1_MR_CSC20L)        17.95     159.12 f
  u_stage_0_0_1/U15159/Z (SC7P5T_OAI21X1_CSC20L)         20.00     179.12 r
  u_stage_0_0_1/U15160/Z (SC7P5T_NR2X2_MR_CSC20L)        16.63     195.76 f
  u_stage_0_0_1/U15161/Z (SC7P5T_NR2X2_MR_CSC20L)        15.25     211.01 r
  u_stage_0_0_1/U15162/Z (SC7P5T_ND2X1_MR_CSC20L)        18.07     229.08 f
  u_stage_0_0_1/U15163/Z (SC7P5T_OAI21X1_CSC20L)         17.92     247.00 r
  u_stage_0_0_1/U2218/Z (SC7P5T_NR2X1_MR_CSC20L)         20.41     267.41 f
  u_stage_0_0_1/U22286/Z (SC7P5T_NR2X2_MR_CSC20L)        17.18     284.58 r
  u_stage_0_0_1/U22299/Z (SC7P5T_ND2X1_MR_CSC20L)        20.48     305.06 f
  u_stage_0_0_1/U22636/Z (SC7P5T_OAI21X2_CSC20L)         22.84     327.90 r
  u_stage_0_0_1/U22665/Z (SC7P5T_AOI21X2_CSC20L)         26.10     354.00 f
  u_stage_0_0_1/U249/Z (SC7P5T_INVX1_CSC20L)             14.39     368.39 r
  u_stage_0_0_1/U22759/Z (SC7P5T_AO21IAX2_CSC20L)        23.09     391.48 r
  u_stage_0_0_1/sub_buf_q_reg_189__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     391.48 r
  data arrival time                                                391.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[17] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[17] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[17] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U12664/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U12665/Z (SC7P5T_OAI22X1_CSC20L)         29.99      33.67 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        30.56      64.23 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64      86.88 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     113.29 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     126.27 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     150.21 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     150.21 r
  data arrival time                                                150.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[16] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[16] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[16] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U11648/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U11649/Z (SC7P5T_ND2IAX1_CSC20L)         16.97      22.37 f
  u_stage_0_0_1/U11651/Z (SC7P5T_ND2X1_MR_CSC20L)        21.21      43.58 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        21.04      64.62 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66      83.28 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     108.72 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     131.36 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     157.78 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     170.76 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     194.69 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     194.69 r
  data arrival time                                                194.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[15] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[15] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[15] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2594/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.84      28.84 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.91      52.75 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04      71.79 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.30 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.96 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     139.41 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     162.05 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     188.46 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     201.44 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     225.38 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     225.38 r
  data arrival time                                                225.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[14] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[14] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[14] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U10220/Z (SC7P5T_INVX2_CSC20L)            5.40       5.40 r
  u_stage_0_0_1/U10221/Z (SC7P5T_ND2IAX1_CSC20L)         14.27      19.67 f
  u_stage_0_0_1/U10223/Z (SC7P5T_ND2X1_MR_CSC20L)        19.42      39.09 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        21.01      60.11 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66      78.77 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     101.81 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     120.85 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     144.36 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     163.02 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     188.47 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     211.11 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     237.52 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     250.50 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     274.44 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     274.44 r
  data arrival time                                                274.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[13] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[13] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[13] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U2596/Z (SC7P5T_AO22IA1A2X1_CSC20L)      28.92      28.92 r
  u_stage_0_0_1/U14647/Z (SC7P5T_ND2X1_MR_CSC20L)        23.96      52.88 f
  u_stage_0_0_1/U14845/Z (SC7P5T_OAI21X1_CSC20L)         18.62      71.49 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52      95.01 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66     113.67 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     136.71 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     155.75 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     179.27 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     197.93 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     223.37 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     246.01 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     272.43 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     285.41 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     309.34 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     309.34 r
  data arrival time                                                309.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[12] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[12] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[12] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U8750/Z (SC7P5T_AN2X2_CSC20L)            15.72      15.72 f
  u_stage_0_0_1/U8751/Z (SC7P5T_NR2X2_MR_CSC20L)         18.19      33.91 r
  u_stage_0_0_1/U14645/Z (SC7P5T_NR2X2_MR_CSC20L)        11.43      45.34 f
  u_stage_0_0_1/U14646/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.79      67.13 r
  u_stage_0_0_1/U14647/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77      89.90 f
  u_stage_0_0_1/U14845/Z (SC7P5T_OAI21X1_CSC20L)         18.62     108.51 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     132.03 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66     150.69 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     173.73 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     192.77 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     216.29 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     234.95 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     260.39 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     283.04 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     309.45 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     322.43 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     346.37 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     346.37 r
  data arrival time                                                346.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:33 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[11] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[11] (in)                                          0.00       0.00 r
  u_stage_0_0_1/din_q[11] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8116/Z (SC7P5T_INVX2_CSC20L)             7.02       7.02 f
  u_stage_0_0_1/U8117/Z (SC7P5T_OAI22X1_CSC20L)          25.50      32.52 r
  u_stage_0_0_1/U14272/Z (SC7P5T_ND2X1_MR_CSC20L)        24.69      57.21 f
  u_stage_0_0_1/U14644/Z (SC7P5T_OAI21X1_CSC20L)         21.37      78.58 r
  u_stage_0_0_1/U14645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15      93.73 f
  u_stage_0_0_1/U14646/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.79     115.52 r
  u_stage_0_0_1/U14647/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     138.29 f
  u_stage_0_0_1/U14845/Z (SC7P5T_OAI21X1_CSC20L)         18.62     156.91 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     180.42 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66     199.09 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     222.13 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     241.16 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     264.68 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     283.34 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     308.79 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     331.43 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     357.84 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     370.82 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     394.76 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     394.76 r
  data arrival time                                                394.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[10] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[10] (in)                                          0.00       0.00 f
  u_stage_0_0_1/din_q[10] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U123/Z (SC7P5T_NR2X1_MR_CSC20L)          13.38      13.38 r
  u_stage_0_0_1/U6964/Z (SC7P5T_ND2IAX2_CSC20L)          24.61      37.99 r
  u_stage_0_0_1/U14270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.19      56.18 f
  u_stage_0_0_1/U14271/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      74.80 r
  u_stage_0_0_1/U14272/Z (SC7P5T_ND2X1_MR_CSC20L)        23.94      98.74 f
  u_stage_0_0_1/U14644/Z (SC7P5T_OAI21X1_CSC20L)         21.37     120.12 r
  u_stage_0_0_1/U14645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15     135.27 f
  u_stage_0_0_1/U14646/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.79     157.05 r
  u_stage_0_0_1/U14647/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     179.83 f
  u_stage_0_0_1/U14845/Z (SC7P5T_OAI21X1_CSC20L)         18.62     198.44 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     221.96 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66     240.62 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     263.66 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     282.70 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     306.22 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     324.88 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     350.32 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     372.97 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     399.38 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     412.36 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     436.30 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     436.30 r
  data arrival time                                                436.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[9] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_142__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[9] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[9] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U14268/Z (SC7P5T_INVX2_CSC20L)            3.69       3.69 f
  u_stage_0_0_1/U14269/Z (SC7P5T_NR2X1_MR_CSC20L)        16.37      20.05 r
  u_stage_0_0_1/U14270/Z (SC7P5T_ND2X1_MR_CSC20L)        21.20      41.25 f
  u_stage_0_0_1/U14271/Z (SC7P5T_OAI21X1_L_CSC20L)       18.63      59.88 r
  u_stage_0_0_1/U14272/Z (SC7P5T_ND2X1_MR_CSC20L)        23.94      83.82 f
  u_stage_0_0_1/U14644/Z (SC7P5T_OAI21X1_CSC20L)         21.37     105.19 r
  u_stage_0_0_1/U14645/Z (SC7P5T_NR2X2_MR_CSC20L)        15.15     120.35 f
  u_stage_0_0_1/U14646/Z (SC7P5T_AOI21X1_MR_CSC20L)      21.79     142.13 r
  u_stage_0_0_1/U14647/Z (SC7P5T_ND2X1_MR_CSC20L)        22.77     164.90 f
  u_stage_0_0_1/U14845/Z (SC7P5T_OAI21X1_CSC20L)         18.62     183.52 r
  u_stage_0_0_1/U14846/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     207.04 f
  u_stage_0_0_1/U14981/Z (SC7P5T_OAI21X1_CSC20L)         18.66     225.70 r
  u_stage_0_0_1/U14982/Z (SC7P5T_ND2X1_MR_CSC20L)        23.04     248.74 f
  u_stage_0_0_1/U15508/Z (SC7P5T_OAI21X1_CSC20L)         19.04     267.78 r
  u_stage_0_0_1/U15509/Z (SC7P5T_ND2X1_MR_CSC20L)        23.52     291.29 f
  u_stage_0_0_1/U15510/Z (SC7P5T_OAI21X1_CSC20L)         18.66     309.96 r
  u_stage_0_0_1/U15511/Z (SC7P5T_ND2X1_MR_CSC20L)        25.44     335.40 f
  u_stage_0_0_1/U15726/Z (SC7P5T_OAI21X2_CSC20L)         22.64     358.04 r
  u_stage_0_0_1/U4342/Z (SC7P5T_AOI21X1_MR_CSC20L)       26.41     384.45 f
  u_stage_0_0_1/U4340/Z (SC7P5T_INVX1_CSC20L)            12.98     397.44 r
  u_stage_0_0_1/U4341/Z (SC7P5T_AO21IAX1_CSC20L)         23.94     421.37 r
  u_stage_0_0_1/sub_buf_q_reg_142__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     421.37 r
  data arrival time                                                421.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[8] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[8] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_q[8] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6380/Z (SC7P5T_INVX2_CSC20L)            12.57      12.57 r
  u_stage_0_0_1/U4696/Z (SC7P5T_OAI22X2_CSC20L)          22.27      34.84 f
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              15.09      49.93 r
  u_stage_0_0_1/U2151/Z (SC7P5T_OA21X4_P_CSC20L)         37.56      87.49 r
  u_stage_0_0_1/U22310/Z (SC7P5T_CKND2X1_CSC20L)         74.53     162.02 f
  u_stage_0_0_1/U22351/Z (SC7P5T_OAI21X2_CSC20L)         41.41     203.43 r
  u_stage_0_0_1/U22352/Z (SC7P5T_OAI21X2_CSC20L)         21.01     224.44 f
  u_stage_0_0_1/sub_buf_q_reg_51__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     224.44 f
  data arrival time                                                224.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[7] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[7] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_q[7] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U63/Z (SC7P5T_NR2X1_MR_CSC20L)           13.54      13.54 r
  u_stage_0_0_1/U11531/Z (SC7P5T_ND2IAX2_CSC20L)         24.73      38.27 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              12.06      50.33 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38      65.71 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01      85.72 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     109.20 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     130.49 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     182.45 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     213.50 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     229.79 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     255.13 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     255.13 r
  data arrival time                                                255.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[6] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[6] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[6] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6378/Z (SC7P5T_INVX2_CSC20L)            11.61      11.61 f
  u_stage_0_0_1/U10848/Z (SC7P5T_ND2IAX2_CSC20L)         11.58      23.19 r
  u_stage_0_0_1/U10850/Z (SC7P5T_ND2X1_MR_CSC20L)        20.42      43.61 f
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        16.77      60.38 r
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          19.20      79.58 f
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              11.99      91.57 r
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          18.19     109.75 f
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              16.33     126.08 r
  u_stage_0_0_1/U2151/Z (SC7P5T_OA21X4_P_CSC20L)         37.56     163.64 r
  u_stage_0_0_1/U22310/Z (SC7P5T_CKND2X1_CSC20L)         74.53     238.17 f
  u_stage_0_0_1/U22351/Z (SC7P5T_OAI21X2_CSC20L)         41.41     279.58 r
  u_stage_0_0_1/U22352/Z (SC7P5T_OAI21X2_CSC20L)         21.01     300.59 f
  u_stage_0_0_1/sub_buf_q_reg_51__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     300.59 f
  data arrival time                                                300.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[5] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[5] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[5] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6374/Z (SC7P5T_INVX2_CSC20L)            11.61      11.61 f
  u_stage_0_0_1/U10014/Z (SC7P5T_ND2IAX2_CSC20L)         11.58      23.19 r
  u_stage_0_0_1/U110/Z (SC7P5T_ND2X1_MR_CSC20L)          20.35      43.53 f
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          17.35      60.88 r
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          16.95      77.83 f
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        14.50      92.33 r
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          19.20     111.52 f
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              11.99     123.51 r
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          18.19     141.70 f
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              16.33     158.03 r
  u_stage_0_0_1/U2151/Z (SC7P5T_OA21X4_P_CSC20L)         37.56     195.58 r
  u_stage_0_0_1/U22310/Z (SC7P5T_CKND2X1_CSC20L)         74.53     270.12 f
  u_stage_0_0_1/U22351/Z (SC7P5T_OAI21X2_CSC20L)         41.41     311.52 r
  u_stage_0_0_1/U22352/Z (SC7P5T_OAI21X2_CSC20L)         21.01     332.53 f
  u_stage_0_0_1/sub_buf_q_reg_51__8_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     332.53 f
  data arrival time                                                332.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[4] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[4] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[4] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U8717/Z (SC7P5T_AO22IA1A2X2_CSC20L)      23.79      23.79 r
  u_stage_0_0_1/U12645/Z (SC7P5T_CKND2X1_CSC20L)         17.37      41.16 f
  u_stage_0_0_1/U2282/Z (SC7P5T_OAI21X1_CSC20L)          13.93      55.09 r
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          18.71      73.80 f
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          14.90      88.71 r
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     107.09 f
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          16.06     123.15 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              14.87     138.02 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38     153.40 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01     173.41 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     196.89 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     218.18 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     270.14 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     301.19 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     317.48 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     342.82 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     342.82 r
  data arrival time                                                342.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[3] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[3] (in)                                           0.00       0.00 f
  u_stage_0_0_1/din_q[3] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 f
  u_stage_0_0_1/U6363/Z (SC7P5T_INVX2_CSC20L)            14.61      14.61 r
  u_stage_0_0_1/U8085/Z (SC7P5T_AO22IA1A2X2_CSC20L)      31.01      45.62 r
  u_stage_0_0_1/U1438/Z (SC7P5T_OR2X2_A_CSC20L)          19.22      64.84 r
  u_stage_0_0_1/U4608/Z (SC7P5T_INVX2_CSC20L)             6.24      71.08 f
  u_stage_0_0_1/U4609/Z (SC7P5T_AOI21X1_MR_CSC20L)       16.57      87.65 r
  u_stage_0_0_1/U12645/Z (SC7P5T_CKND2X1_CSC20L)         16.89     104.54 f
  u_stage_0_0_1/U2282/Z (SC7P5T_OAI21X1_CSC20L)          13.93     118.47 r
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          18.71     137.18 f
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          14.90     152.08 r
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     170.47 f
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          16.06     186.53 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              14.87     201.40 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38     216.78 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01     236.79 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     260.26 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     281.56 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     333.52 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     364.57 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     380.86 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     406.20 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     406.20 r
  data arrival time                                                406.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[2] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[2] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[2] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6713/Z (SC7P5T_AO22IA1A2X2_CSC20L)      24.99      24.99 r
  u_stage_0_0_1/U113/Z (SC7P5T_ND2X2_CSC20L)             15.06      40.04 f
  u_stage_0_0_1/U691/Z (SC7P5T_OAI21X1_CSC20L)           13.63      53.67 r
  u_stage_0_0_1/U1438/Z (SC7P5T_OR2X2_A_CSC20L)          21.58      75.24 r
  u_stage_0_0_1/U4608/Z (SC7P5T_INVX2_CSC20L)             6.24      81.49 f
  u_stage_0_0_1/U4609/Z (SC7P5T_AOI21X1_MR_CSC20L)       16.57      98.05 r
  u_stage_0_0_1/U12645/Z (SC7P5T_CKND2X1_CSC20L)         16.89     114.94 f
  u_stage_0_0_1/U2282/Z (SC7P5T_OAI21X1_CSC20L)          13.93     128.88 r
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          18.71     147.58 f
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          14.90     162.49 r
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     180.87 f
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          16.06     196.93 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              14.87     211.80 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38     227.18 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01     247.19 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     270.67 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     291.96 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     343.92 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     374.98 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     391.26 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     416.60 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     416.60 r
  data arrival time                                                416.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[1] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[1] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[1] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6696/Z (SC7P5T_AN2X2_A_CSC20L)          21.67      21.67 r
  u_stage_0_0_1/U7771/Z (SC7P5T_NR2X2_MR_CSC20L)          9.60      31.26 f
  u_stage_0_0_1/U7772/Z (SC7P5T_INVX2_CSC20L)             9.57      40.83 r
  u_stage_0_0_1/U2511/Z (SC7P5T_ND2X2_CSC20L)            11.77      52.60 f
  u_stage_0_0_1/U12644/Z (SC7P5T_OAI21X2_CSC20L)         11.71      64.32 r
  u_stage_0_0_1/U113/Z (SC7P5T_ND2X2_CSC20L)             14.92      79.23 f
  u_stage_0_0_1/U691/Z (SC7P5T_OAI21X1_CSC20L)           13.63      92.86 r
  u_stage_0_0_1/U1438/Z (SC7P5T_OR2X2_A_CSC20L)          21.58     114.43 r
  u_stage_0_0_1/U4608/Z (SC7P5T_INVX2_CSC20L)             6.24     120.67 f
  u_stage_0_0_1/U4609/Z (SC7P5T_AOI21X1_MR_CSC20L)       16.57     137.24 r
  u_stage_0_0_1/U12645/Z (SC7P5T_CKND2X1_CSC20L)         16.89     154.13 f
  u_stage_0_0_1/U2282/Z (SC7P5T_OAI21X1_CSC20L)          13.93     168.07 r
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          18.71     186.77 f
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          14.90     201.68 r
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     220.06 f
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          16.06     236.12 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              14.87     250.99 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38     266.37 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01     286.38 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     309.86 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     331.15 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     383.11 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     414.16 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     430.45 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     455.79 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     455.79 r
  data arrival time                                                455.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[0] (input port)
  Endpoint: u_stage_0_0_1/sub_buf_q_reg_179__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[0] (in)                                           0.00       0.00 r
  u_stage_0_0_1/din_q[0] (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                                          0.00       0.00 r
  u_stage_0_0_1/U6376/Z (SC7P5T_INVX2_CSC20L)            10.86      10.86 f
  u_stage_0_0_1/U12643/Z (SC7P5T_NR2X2_MR_CSC20L)        14.17      25.03 r
  u_stage_0_0_1/U2511/Z (SC7P5T_ND2X2_CSC20L)            12.61      37.64 f
  u_stage_0_0_1/U12644/Z (SC7P5T_OAI21X2_CSC20L)         11.71      49.35 r
  u_stage_0_0_1/U113/Z (SC7P5T_ND2X2_CSC20L)             14.92      64.27 f
  u_stage_0_0_1/U691/Z (SC7P5T_OAI21X1_CSC20L)           13.63      77.90 r
  u_stage_0_0_1/U1438/Z (SC7P5T_OR2X2_A_CSC20L)          21.58      99.47 r
  u_stage_0_0_1/U4608/Z (SC7P5T_INVX2_CSC20L)             6.24     105.71 f
  u_stage_0_0_1/U4609/Z (SC7P5T_AOI21X1_MR_CSC20L)       16.57     122.28 r
  u_stage_0_0_1/U12645/Z (SC7P5T_CKND2X1_CSC20L)         16.89     139.17 f
  u_stage_0_0_1/U2282/Z (SC7P5T_OAI21X1_CSC20L)          13.93     153.10 r
  u_stage_0_0_1/U218/Z (SC7P5T_ND2X1_MR_CSC20L)          18.71     171.81 f
  u_stage_0_0_1/U5524/Z (SC7P5T_OAI21X1_CSC20L)          14.90     186.71 r
  u_stage_0_0_1/U13270/Z (SC7P5T_ND2X1_MR_CSC20L)        18.39     205.10 f
  u_stage_0_0_1/U1360/Z (SC7P5T_OAI21X1_CSC20L)          16.06     221.16 r
  u_stage_0_0_1/U57/Z (SC7P5T_ND2X2_CSC20L)              14.87     236.03 f
  u_stage_0_0_1/U1323/Z (SC7P5T_OAI21X1_CSC20L)          15.38     251.41 r
  u_stage_0_0_1/U54/Z (SC7P5T_ND2X2_CSC20L)              20.01     271.42 f
  u_stage_0_0_1/U1290/Z (SC7P5T_OAI21X4_CSC20L)          23.48     294.90 r
  u_stage_0_0_1/U15718/Z (SC7P5T_INVX2_CSC20L)           21.29     316.19 f
  u_stage_0_0_1/U15723/Z (SC7P5T_NR2X2_MR_CSC20L)        51.96     368.15 r
  u_stage_0_0_1/U4639/Z (SC7P5T_AOI21X1_MR_CSC20L)       31.05     399.20 f
  u_stage_0_0_1/U1906/Z (SC7P5T_INVX1_CSC20L)            16.29     415.49 r
  u_stage_0_0_1/U5765/Z (SC7P5T_AO21IAX1_CSC20L)         25.34     440.83 r
  u_stage_0_0_1/sub_buf_q_reg_179__9_/D (SC7P5T_DFFQX1_AS_CSC20L)
                                                          0.00     440.83 r
  data arrival time                                                440.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[207] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[207] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[206] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[206] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[205] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[205] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[204] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[204] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[203] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[203] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[202] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[202] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[201] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[201] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[200] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[200] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[199] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[199] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[198] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[198] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[197] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[197] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[196] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[196] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_0__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_0__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[195] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[195] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[194] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[194] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[193] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[193] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[192] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[192] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[191] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[191] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[190] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[190] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[189] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[189] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[188] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[188] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[187] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[187] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[186] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[186] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[185] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[185] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[184] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[184] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[183] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[183] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_1__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_1__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[182] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[182] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[181] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[181] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[180] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[180] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[179] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[179] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[178] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[178] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[177] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[177] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[176] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[176] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[175] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[175] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[174] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[174] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[173] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[173] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[172] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[172] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[171] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[171] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[170] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[170] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_2__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_2__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[169] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[169] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[168] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[168] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[167] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[167] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[166] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[166] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[165] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[165] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[164] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[164] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[163] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[163] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[162] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[162] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[161] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[161] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[160] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[160] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[159] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[159] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[158] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[158] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[157] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[157] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_3__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_3__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[156] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[156] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[155] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[155] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[154] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[154] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[153] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[153] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[152] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[152] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[151] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[151] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[150] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[150] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[149] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[149] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[148] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[148] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[147] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[147] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[146] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[146] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[145] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[145] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[144] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[144] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_4__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_4__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[143] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[143] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[142] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[142] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[141] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[141] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[140] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[140] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[139] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[139] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[138] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[138] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[137] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[137] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[136] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[136] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[135] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[135] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[134] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[134] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[133] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[133] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[132] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[132] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[131] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[131] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_5__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_5__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[130] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[130] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[129] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[129] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[128] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[128] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[127] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[127] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[126] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[126] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[125] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[125] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[124] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[124] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[123] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[123] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[122] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[122] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[121] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[121] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[120] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[120] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[119] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[119] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[118] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[118] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_6__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_6__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[117] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[117] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[116] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[116] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[115] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[115] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[114] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[114] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[113] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[113] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[112] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[112] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[111] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[111] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:35 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[110] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[110] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[109] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[109] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[108] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[108] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[107] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[107] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[106] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[106] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[105] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[105] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_7__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_7__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[104] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[104] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[103] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[103] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[102] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[102] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[101] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[101] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[100] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[100] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[99] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[99] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[98] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[98] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[97] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[97] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[96] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[96] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[95] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[95] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[94] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[94] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[93] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[93] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[92] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[92] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_8__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_8__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_8__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[91] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[91] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[90] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[90] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[89] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[89] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[88] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[88] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[87] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[87] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[86] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[86] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[85] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[85] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[84] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[84] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[83] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[83] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[82] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[82] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[81] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[81] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[80] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[80] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[79] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[79] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_9__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_9__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_9__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[78] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[78] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[77] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[77] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[76] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[76] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[75] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[75] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[74] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[74] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[73] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[73] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[72] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[72] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[71] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[71] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[70] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[70] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[69] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[69] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[68] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[68] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[67] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[67] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[66] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[66] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_10__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_10__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_10__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[65] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[65] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[64] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[64] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[63] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[63] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[62] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[62] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[61] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[61] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[60] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[60] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[59] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[59] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[58] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[58] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[57] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[57] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[56] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[56] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[55] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[55] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[54] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[54] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[53] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[53] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_11__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_11__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_11__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[52] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[52] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[51] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[51] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[50] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[50] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[49] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[49] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[48] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[48] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[47] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[47] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[46] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[46] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[45] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[45] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[44] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[44] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[43] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[43] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[42] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[42] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[41] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[41] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[40] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[40] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_12__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_12__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_12__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[39] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[39] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[38] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[38] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[37] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[37] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[36] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[36] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[35] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[35] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[34] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[34] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[33] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[33] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[32] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[32] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[31] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[31] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[30] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[30] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[29] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[29] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[28] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[28] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[27] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[27] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_13__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_13__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[26] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[26] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:36 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[25] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[25] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[24] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[24] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[23] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[23] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[22] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[22] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[21] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[21] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[20] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[20] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[19] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[19] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[18] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[18] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[17] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[17] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[16] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[16] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[15] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[15] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[14] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[14] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_14__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_14__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_14__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[13] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[13] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[12] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[12] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[11] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[11] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[10] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[10] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[9] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[9] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[8] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[8] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[7] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[7] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[6] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[6] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[5] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[5] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[4] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[4] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[3] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[3] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[2] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[2] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[1] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[1] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_i[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_i_reg_15__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_i[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_i_reg_15__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_i_reg_15__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_i[0] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_i[0] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[207] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[207] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[206] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[206] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[205] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[205] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[204] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[204] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[203] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[203] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[202] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[202] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[201] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[201] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[200] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[200] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[199] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[199] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[198] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[198] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[197] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[197] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[196] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[196] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_0__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_0__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[195] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[195] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[194] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[194] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[193] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[193] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[192] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[192] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[191] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[191] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[190] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[190] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[189] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[189] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[188] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[188] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[187] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[187] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[186] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[186] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[185] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[185] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[184] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[184] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[183] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[183] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_1__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_1__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[182] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[182] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[181] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[181] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[180] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[180] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[179] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[179] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[178] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[178] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[177] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[177] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[176] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[176] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[175] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[175] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[174] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[174] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[173] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[173] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[172] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[172] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[171] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[171] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[170] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[170] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_2__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_2__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[169] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[169] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[168] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[168] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[167] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[167] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[166] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[166] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[165] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[165] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[164] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[164] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[163] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[163] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[162] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[162] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[161] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[161] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[160] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[160] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[159] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[159] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[158] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[158] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[157] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[157] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_3__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_3__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[156] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[156] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[155] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[155] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[154] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[154] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[153] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[153] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[152] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[152] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[151] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[151] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[150] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[150] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[149] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[149] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[148] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[148] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[147] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[147] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[146] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[146] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[145] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[145] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[144] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[144] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_4__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_4__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[143] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[143] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[142] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[142] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[141] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[141] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[140] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[140] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[139] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[139] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[138] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[138] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[137] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[137] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[136] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[136] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[135] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[135] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[134] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[134] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[133] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[133] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[132] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[132] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[131] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[131] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_5__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_5__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[130] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[130] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[129] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[129] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[128] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[128] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[127] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[127] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[126] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[126] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[125] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[125] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[124] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[124] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[123] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[123] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[122] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[122] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[121] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[121] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[120] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[120] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[119] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[119] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[118] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[118] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_6__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_6__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[117] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[117] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[116] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[116] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[115] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[115] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[114] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[114] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[113] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[113] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[112] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[112] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[111] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[111] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[110] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[110] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[109] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[109] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[108] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[108] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[107] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[107] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[106] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[106] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[105] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[105] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_7__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_7__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[104] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[104] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[103] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[103] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[102] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[102] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[101] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[101] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[100] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[100] (out)                                       0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[99] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[99] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[98] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[98] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[97] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[97] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[96] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[96] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[95] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[95] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[94] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[94] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[93] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[93] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[92] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[92] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_8__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_8__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_8__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[91] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[91] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[90] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[90] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[89] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[89] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[88] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[88] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[87] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[87] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[86] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[86] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[85] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[85] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[84] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[84] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[83] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[83] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[82] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[82] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[81] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[81] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[80] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[80] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[79] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[79] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_9__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_9__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_9__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[78] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[78] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[77] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[77] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[76] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[76] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[75] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[75] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[74] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[74] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[73] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[73] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[72] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[72] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[71] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[71] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[70] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[70] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[69] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[69] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[68] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[68] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[67] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[67] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[66] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[66] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_10__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_10__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_10__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[65] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[65] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[64] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[64] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[63] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[63] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[62] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[62] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[61] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[61] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[60] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[60] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[59] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[59] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[58] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[58] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[57] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[57] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[56] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[56] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[55] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[55] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[54] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[54] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[53] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[53] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_11__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_11__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_11__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[52] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[52] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[51] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[51] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[50] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[50] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[49] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[49] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[48] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[48] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[47] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[47] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[46] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[46] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[45] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[45] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[44] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[44] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[43] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[43] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[42] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[42] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[41] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[41] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[40] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[40] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_12__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_12__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_12__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[39] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[39] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[38] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[38] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[37] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[37] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[36] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[36] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[35] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[35] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[34] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[34] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[33] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[33] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[32] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[32] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[31] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[31] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[30] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[30] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[29] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[29] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[28] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[28] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[27] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[27] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_13__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_13__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[26] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[26] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[25] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[25] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[24] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[24] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[23] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[23] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[22] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[22] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[21] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[21] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[20] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[20] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[19] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[19] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[18] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[18] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[17] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[17] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[16] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[16] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[15] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[15] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[14] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[14] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_14__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_14__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_14__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[13] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[13] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__12_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__12_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[12] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[12] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__11_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__11_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[11] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[11] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__10_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__10_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[10] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[10] (out)                                        0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__9_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__9_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[9] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[9] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__8_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__8_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[8] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[8] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__7_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__7_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[7] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[7] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__6_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__6_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[6] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[6] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__5_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__5_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[5] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[5] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__4_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[4] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[4] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__3_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__3_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[3] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[3] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[2] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[2] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__1_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[1] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[1] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_q[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/dout_q_reg_15__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_q[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/dout_q_reg_15__0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00       0.00 r
  u_final_output/dout_q_reg_15__0_/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/dout_q[0] (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  dout_q[0] (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : o_valid
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:55:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u_final_output/valid_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_valid (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_final_output/valid_out_reg/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00 #     0.00 r
  u_final_output/valid_out_reg/Q (SC7P5T_DFFRQX1_AS_CSC20L)
                                                         57.88      57.88 f
  u_final_output/valid_out (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                                          0.00      57.88 f
  o_valid (out)                                           0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
