
---------- Begin Simulation Statistics ----------
simSeconds                                   0.053202                       # Number of seconds simulated (Second)
simTicks                                  53202035750                       # Number of ticks simulated (Tick)
finalTick                                 53202035750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2414.07                       # Real time elapsed on the host (Second)
hostTickRate                                 22038359                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7917780                       # Number of bytes of host memory used (Byte)
simInsts                                    123886085                       # Number of instructions simulated (Count)
simOps                                      221299898                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    51318                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      91671                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       212808144                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       77301667                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1329                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      77352173                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2216                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            24492030                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           750442                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                425                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          212393693                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.364192                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.305897                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                190585225     89.73%     89.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  5564424      2.62%     92.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4167202      1.96%     94.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1973703      0.93%     95.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  3033107      1.43%     96.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  2341271      1.10%     97.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1365589      0.64%     98.42% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1405457      0.66%     99.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1957715      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            212393693                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  40859      0.97%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    7      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    89      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           685868     16.20%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     17.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                376648      8.90%     26.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               875999     20.69%     46.76% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1941608     45.86%     92.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          312749      7.39%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2765385      3.58%      3.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     33006614     42.67%     46.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          298      0.00%     46.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3061      0.00%     46.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3630916      4.69%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          514      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2684      0.00%     50.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32899      0.04%     50.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     50.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6181      0.01%     51.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4170      0.01%     51.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     51.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1512      0.00%     51.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     51.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     51.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7134271      9.22%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3018130      3.90%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1006643      1.30%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1583171      2.05%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3187618      4.12%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     14338102     18.54%     90.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7629893      9.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      77352173                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.363483                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4234003                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.054737                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               290731577                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               52799064                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       35739241                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 80602681                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                48996274                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        38638051                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   37036807                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    41783984                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         77325332                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     15915052                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26841                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26731510                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5455191                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    10816458                       # Number of stores executed (Count)
system.cpu0.numRate                          0.363357                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1774                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         414451                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   28867189                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     52810960                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              7.371973                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         7.371973                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.135649                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.135649                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  58570098                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23283286                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   42203955                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  28000562                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   33217672                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  19921931                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 37661673                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      15756327                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     10823247                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129403                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128608                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5882244                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5829825                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8992                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2728982                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2725208                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998617                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19746                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                10                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9667                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5753                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3914                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          824                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       21637534                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            904                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8801                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    209506792                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.252073                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.273192                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      198528048     94.76%     94.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2507201      1.20%     95.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1022906      0.49%     96.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1292529      0.62%     97.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1075319      0.51%     97.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         130015      0.06%     97.64% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          23918      0.01%     97.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         129347      0.06%     97.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4797509      2.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    209506792                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            28867189                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              52810960                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   12212324                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9411980                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4789787                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28320432                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   35967131                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8263                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6814      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     25797687     48.85%     48.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          272      0.00%     48.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2797      0.01%     48.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3627967      6.87%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12804      0.02%     55.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     55.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3511      0.01%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7129630     13.50%     69.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     69.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006958      5.69%     74.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002346      1.90%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       268229      0.51%     77.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       420300      0.80%     78.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9143751     17.31%     95.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380044      4.51%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     52810960                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4797509                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     12096678                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         12096678                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     13311456                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        13311456                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4797739                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4797739                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4957783                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4957783                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 308238784134                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 308238784134                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 308238784134                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 308238784134                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     16894417                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     16894417                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     18269239                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     18269239                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.283984                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.283984                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.271373                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.271373                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 64246.676223                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 64246.676223                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 62172.705851                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 62172.705851                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     27523066                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2859                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       233870                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           24                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    117.685321                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   119.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       315141                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           315141                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3791299                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3791299                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3791299                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3791299                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1006440                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1006440                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1068935                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1068935                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 118589833886                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 118589833886                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 125885188886                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 125885188886                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058510                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058510                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 117831.002232                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 117831.002232                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 117766.925852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 117766.925852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067621                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       338000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       338000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  7860.465116                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  7860.465116                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1148750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1148750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 26715.116279                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26715.116279                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      9845481                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        9845481                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4498778                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4498778                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 272830324750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 272830324750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     14344259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     14344259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.313629                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.313629                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 60645.429659                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 60645.429659                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3791291                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3791291                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       707487                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       707487                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  83331252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  83331252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.049322                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.049322                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 117784.853644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 117784.853644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      1214778                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      1214778                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       160044                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       160044                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      1374822                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      1374822                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.116411                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.116411                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data   7295355000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total   7295355000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 116735.018802                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 116735.018802                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2251197                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2251197                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298961                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298961                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  35408459384                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  35408459384                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2550158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2550158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117232                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117232                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 118438.389569                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 118438.389569                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298953                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298953                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  35258581136                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  35258581136                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117229                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117229                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 117940.215137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 117940.215137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.779304                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            14380838                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068882                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.454093                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             169250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.779304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          129                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          894                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          37608248                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         37608248                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2652690                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            198873971                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  8133645                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2471676                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                261711                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2471931                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1356                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              80037020                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6530                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5566672                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      43907765                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5882244                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2750707                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    206553596                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 526094                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         9087                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5386341                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3349                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         212393693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.423777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.699909                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               198593474     93.50%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  419246      0.20%     93.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  779560      0.37%     94.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1080421      0.51%     94.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  562755      0.26%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  392206      0.18%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1441966      0.68%     95.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1068402      0.50%     96.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 8055663      3.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           212393693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.027641                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.206326                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5382863                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5382863                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5382863                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5382863                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3478                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3478                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3478                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3478                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    234736749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    234736749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    234736749                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    234736749                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5386341                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5386341                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5386341                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5386341                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000646                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000646                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000646                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000646                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 67491.877228                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 67491.877228                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 67491.877228                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 67491.877228                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          874                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     54.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2213                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2213                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          742                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          742                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          742                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          742                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2736                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2736                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2736                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2736                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    185212000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    185212000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    185212000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    185212000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 67694.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 67694.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 67694.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 67694.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2213                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5382863                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5382863                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3478                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3478                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    234736749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    234736749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5386341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5386341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000646                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000646                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 67491.877228                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 67491.877228                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          742                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          742                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2736                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2736                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    185212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    185212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 67694.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 67694.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.205237                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5385598                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2735                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1969.140037                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.205237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           74                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          331                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10775417                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10775417                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   261711                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  38352064                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                15966954                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              77302996                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1063                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                15756327                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               10823247                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  580                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     5360                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                15884823                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           323                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2790                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7549                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10339                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                77141499                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               74377292                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 46690949                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 71594035                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.349504                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.652163                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      20043                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                6344347                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  74                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                323                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               8022903                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  45                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                134690                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9286988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           121.839588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          196.378844                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4829379     52.00%     52.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              584295      6.29%     58.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               67679      0.73%     59.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              272958      2.94%     61.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               35072      0.38%     62.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               84204      0.91%     63.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               51958      0.56%     63.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              126972      1.37%     65.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               34730      0.37%     65.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               72720      0.78%     66.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             45060      0.49%     66.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            102362      1.10%     67.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             33853      0.36%     68.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             64586      0.70%     68.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             38279      0.41%     69.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             77427      0.83%     70.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             31448      0.34%     70.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             55649      0.60%     71.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             34350      0.37%     71.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             63516      0.68%     72.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             28184      0.30%     72.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             46545      0.50%     73.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             29004      0.31%     73.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             48993      0.53%     73.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             25087      0.27%     74.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             37546      0.40%     74.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             24332      0.26%     74.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            157761      1.70%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             22371      0.24%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            271522      2.92%     79.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1889146     20.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9286988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               15740232                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               10816484                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13031                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5071                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5387608                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1531                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                261711                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3720277                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               63893516                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6926                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  9093376                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            135417887                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              77498636                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1910444                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               4868431                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1559699                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             130297947                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              4                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           96319543                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  231814651                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                58775222                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 42319771                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             70259704                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                26059830                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17629529                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       275873353                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      151784133                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                28867189                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  52810960                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2460                       # Number of system calls (Count)
system.cpu1.numCycles                       163497212                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       47626443                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     321                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      47787139                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   177                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            23890012                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            32209                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                164                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          163487241                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.292299                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.205478                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                150583755     92.11%     92.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3277852      2.00%     94.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2428835      1.49%     95.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1056266      0.65%     96.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1235425      0.76%     97.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1439169      0.88%     97.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1105967      0.68%     98.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1170304      0.72%     99.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1189668      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            163487241                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  27399      0.76%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            61668      1.72%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                375025     10.44%     12.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               874881     24.35%     37.27% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          1940763     54.03%     91.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          312517      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2750242      5.76%      5.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     21262286     44.49%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       625094      1.31%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     51.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125015      2.35%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      2.09%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1982732      4.15%     60.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      3125537      6.54%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8291091     17.35%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      7624441     15.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      47787139                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.292281                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3592255                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.075172                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               218981648                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               40764935                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       24369960                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 43672303                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                30751850                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        20499269                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   25622944                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    23006208                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         47786265                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     10273675                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      874                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          21023541                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2449989                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10749866                       # Number of stores executed (Count)
system.cpu1.numRate                          0.292276                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             64                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           9971                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1187460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   13379453                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     23736746                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             12.220022                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        12.220022                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.081833                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.081833                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39369876                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 14364755                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   18000292                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12874897                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   12249708                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12936751                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 25924617                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      10108193                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10751141                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125654                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125764                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2827195                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2826069                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              346                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2219351                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2219164                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999916                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    321                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 3                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            297                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             256                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           43                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       21137802                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              291                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    160672759                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.147733                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.870520                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      154070803     95.89%     95.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2134336      1.33%     97.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         623897      0.39%     97.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         679816      0.42%     98.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1083364      0.67%     98.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         655912      0.41%     99.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          16242      0.01%     99.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         662412      0.41%     99.54% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         745977      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    160672759                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13379453                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              23736746                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6607455                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3856791                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1824206                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10250444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   18380991                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          120      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     14378643     60.58%     60.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     60.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     60.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       625029      2.63%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.74%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      4.21%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       731643      3.08%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       375576      1.58%     76.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125148     13.17%     89.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375088     10.01%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     23736746                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       745977                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      8586231                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8586231                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      9802457                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         9802457                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2646718                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2646718                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2805344                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2805344                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 165419244166                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 165419244166                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 165419244166                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 165419244166                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     11232949                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     11232949                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     12607801                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     12607801                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.235621                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.235621                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.222509                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.222509                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 62499.761654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 62499.761654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 58965.761121                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 58965.761121                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     26424935                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       230097                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    114.842588                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312451                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312451                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2021183                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2021183                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2021183                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2021183                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       625535                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       625535                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       688031                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       688031                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  85573230666                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  85573230666                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  92815542416                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  92815542416                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.055688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.055688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.054572                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.054572                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 136800.068207                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 136800.068207                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 134900.233298                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 134900.233298                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686866                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      2133750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2133750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 50803.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 50803.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      4365500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      4365500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 103940.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 103940.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      6382564                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        6382564                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2349750                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2349750                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 130182311000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 130182311000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      8732314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      8732314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.269087                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.269087                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 55402.621981                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 55402.621981                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2021183                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2021183                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       328567                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       328567                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  50484781500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  50484781500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037627                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 153651.405954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 153651.405954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      1216226                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      1216226                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       158626                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       158626                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      1374852                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      1374852                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.115377                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.115377                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   7242311750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   7242311750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 115884.404602                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 115884.404602                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203667                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203667                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296968                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296968                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  35236933166                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  35236933166                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500635                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500635                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 118655.657061                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 118655.657061                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296968                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296968                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  35088449166                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  35088449166                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 118155.657061                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 118155.657061                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1016.895128                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            10490579                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688041                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.247026                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          296875750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1016.895128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.993062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.993062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          25903823                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         25903823                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1370740                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            154969722                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5585588                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1310881                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                250310                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1969031                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              50255718                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  296                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3379554                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      28016463                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2827195                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2219526                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    159857291                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 500734                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           26                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3312975                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         163487241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.367822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.570029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               154055950     94.23%     94.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  179080      0.11%     94.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  633863      0.39%     94.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  461826      0.28%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  949530      0.58%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  248566      0.15%     95.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 1296775      0.79%     96.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  812945      0.50%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 4848706      2.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           163487241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.017292                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.171357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3312804                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3312804                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3312804                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3312804                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          171                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            171                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          171                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           171                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      6229750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      6229750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      6229750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      6229750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3312975                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3312975                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3312975                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3312975                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 36431.286550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 36431.286550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 36431.286550                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 36431.286550                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           28                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           28                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          143                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          143                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          143                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          143                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4793750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4793750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4793750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4793750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 33522.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 33522.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 33522.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 33522.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3312804                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3312804                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          171                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          171                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      6229750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      6229750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3312975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3312975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 36431.286550                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 36431.286550                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           28                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           28                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          143                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          143                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4793750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4793750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 33522.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 33522.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          128.656782                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3312947                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               143                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          23167.461538                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          296871750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   128.656782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.251283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.251283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6626093                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6626093                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   250310                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2726528                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                15619750                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              47626764                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                10108193                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10751141                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  105                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     3462                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                15664382                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           149                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          232                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 381                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                47619245                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               44869229                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 24681555                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 31176448                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.274434                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.791673                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        190                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                6251402                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               8000477                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                130867                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3731799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           146.618185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          227.802680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1414751     37.91%     37.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              209604      5.62%     43.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               69652      1.87%     45.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              150659      4.04%     49.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               37425      1.00%     50.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               84985      2.28%     52.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               53325      1.43%     54.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              125652      3.37%     57.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               35538      0.95%     58.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               74841      2.01%     60.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             47808      1.28%     61.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119            104070      2.79%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             34282      0.92%     65.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             65176      1.75%     67.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             40238      1.08%     68.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             79507      2.13%     70.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             30919      0.83%     71.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             55584      1.49%     72.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             35229      0.94%     73.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             63430      1.70%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             28488      0.76%     76.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             45663      1.22%     77.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             28884      0.77%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             47661      1.28%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             25099      0.67%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             36574      0.98%     81.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             24028      0.64%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             35376      0.95%     82.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20704      0.55%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             27391      0.73%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          599256     16.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3731799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               10107456                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               10749866                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3312981                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12030867750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12030867750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12030867750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  41171168000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12030867750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                250310                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 2049769                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               24707639                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           631                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  6023308                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            130455584                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              47754439                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               234491                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               2213011                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2674                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             130044758                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           63422663                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  149699656                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                39279322                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 18064868                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             38393764                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                25028890                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10234793                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       201551187                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       92563608                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13379453                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  23736746                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       163488344                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       47437425                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     302                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      47609019                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   151                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            23886400                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            25133                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                169                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          163479973                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.291222                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.203674                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                150627786     92.14%     92.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3268268      2.00%     94.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2418128      1.48%     95.62% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1041746      0.64%     96.25% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1238251      0.76%     97.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1437015      0.88%     97.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1089937      0.67%     98.56% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1169180      0.72%     99.27% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1189662      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            163479973                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  26483      0.74%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            61695      1.72%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                375056     10.44%     12.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               874895     24.35%     37.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1941749     54.05%     91.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          312516      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      2750177      5.78%      5.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     21091508     44.30%     50.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     50.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          279      0.00%     50.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       625038      1.31%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     51.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125005      2.36%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000000      2.10%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1966990      4.13%     59.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      3125213      6.56%     66.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      8300452     17.43%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      7624331     16.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      47609019                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.291207                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3592394                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.075456                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               218600445                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               40574221                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       24183064                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 43690105                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                30749910                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        20498513                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   25436019                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    23015217                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         47608207                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     10267307                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      806                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          21016740                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2419321                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10749433                       # Number of stores executed (Count)
system.cpu2.numRate                          0.291202                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             58                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           8371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1196360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   13271676                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     23551248                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             12.318591                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        12.318591                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.081178                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.081178                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  39206241                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 14254554                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   17999346                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12874304                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   12095594                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12844332                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 25856272                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      10092028                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10750653                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125617                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125755                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2796042                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2794960                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              274                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2203917                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2203791                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999943                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    311                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 3                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            317                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             275                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       21134129                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              236                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    160666010                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.146585                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.868791                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      154142677     95.94%     95.94% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2103103      1.31%     97.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         621986      0.39%     97.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         648718      0.40%     98.04% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1068986      0.67%     98.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         655986      0.41%     99.11% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          16203      0.01%     99.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         661881      0.41%     99.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         746470      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    160666010                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13271676                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              23551248                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6591381                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3841019                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1793582                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   18210831                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           99      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     14209462     60.33%     60.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     60.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          270      0.00%     60.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       625010      2.65%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.78%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      4.25%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       715993      3.04%     75.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       375346      1.59%     76.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125026     13.27%     89.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375016     10.08%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     23551248                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       746470                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      8551061                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          8551061                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      9766483                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         9766483                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2665726                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2665726                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2825154                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2825154                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 169035781171                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 169035781171                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 169035781171                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 169035781171                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     11216787                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     11216787                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     12591637                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     12591637                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.237655                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.237655                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.224367                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.224367                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 63410.786094                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 63410.786094                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 59832.413090                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 59832.413090                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     27694159                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           36                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       233966                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    118.368306                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           18                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312433                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312433                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2040310                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2040310                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2040310                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2040310                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       625416                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       625416                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687911                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687911                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  85953879921                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  85953879921                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  93239428671                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  93239428671                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.055757                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.055757                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.054632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.054632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 137434.731316                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 137434.731316                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 135539.958906                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 135539.958906                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686758                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1905250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1905250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 45363.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 45363.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      3879500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3879500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 92369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 92369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      6347670                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        6347670                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2368782                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2368782                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 133784303000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 133784303000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      8716452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      8716452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.271760                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.271760                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 56478.098449                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 56478.098449                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2040309                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2040309                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       328473                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       328473                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  50850873750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  50850873750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 154809.904467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 154809.904467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      1215422                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      1215422                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data       159428                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total       159428                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.115960                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.115960                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   7285548750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   7285548750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 116578.106248                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 116578.106248                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203391                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203391                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296944                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  35251478171                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  35251478171                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 118714.229521                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 118714.229521                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296943                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296943                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  35103006171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  35103006171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 118214.627626                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 118214.627626                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1016.567539                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            10454482                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687926                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             15.197103                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          299100750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1016.567539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.992742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.992742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          25871372                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         25871372                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1339604                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            155040170                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  5538801                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1311149                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                250249                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1953694                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              50065961                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  213                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3347685                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      27905534                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2796042                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2204144                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    159881930                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 500578                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3282085                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  106                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         163479973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.366667                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.568013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               154095449     94.26%     94.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  164671      0.10%     94.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  633723      0.39%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  445615      0.27%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  948702      0.58%     95.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  248843      0.15%     95.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 1297874      0.79%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  813238      0.50%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 4831858      2.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           163479973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.017102                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.170688                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3281985                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3281985                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3281985                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3281985                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          100                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            100                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          100                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           100                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      5096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      5096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      5096500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      5096500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3282085                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3282085                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3282085                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3282085                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst        50965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total        50965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst        50965                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total        50965                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           78                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      3829250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      3829250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      3829250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      3829250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 49092.948718                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 49092.948718                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 49092.948718                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 49092.948718                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3281985                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3281985                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          100                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          100                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      5096500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      5096500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3282085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3282085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst        50965                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total        50965                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      3829250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      3829250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 49092.948718                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 49092.948718                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           67.100660                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3282063                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          42077.730769                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          299096750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    67.100660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.131056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.131056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6564248                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6564248                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   250249                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2728731                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                15233979                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              47437727                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                10092028                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10750653                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   86                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     4009                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                15278223                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          210                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 354                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                47431582                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               44681577                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 24538630                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 31002060                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.273301                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.791516                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                6250998                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               8000291                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                134686                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3716027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           151.362365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          232.173296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1378341     37.09%     37.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              206615      5.56%     42.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               69173      1.86%     44.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              153222      4.12%     48.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               36418      0.98%     49.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               82662      2.22%     51.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               53535      1.44%     53.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              128075      3.45%     56.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               35789      0.96%     57.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               75257      2.03%     59.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             46604      1.25%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119            102151      2.75%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             34227      0.92%     64.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             65420      1.76%     66.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             39353      1.06%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             78668      2.12%     69.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             30740      0.83%     70.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             55176      1.48%     71.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             33886      0.91%     72.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             63109      1.70%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             27939      0.75%     75.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             46561      1.25%     76.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             28512      0.77%     77.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             47755      1.29%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             24688      0.66%     79.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             37103      1.00%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             24344      0.66%     80.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             36243      0.98%     81.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             20587      0.55%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             27539      0.74%     83.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          626335     16.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3716027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               10091456                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               10749433                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6256                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3282099                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12030859750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12030859750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12030859750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  41171176000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12030859750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                250249                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 2018345                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               24362193                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5976652                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            130872213                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              47565096                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               234394                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               2367647                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  3656                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             130454251                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           63046199                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  149037955                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                39103560                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 18063043                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             38024067                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                25021979                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10228047                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       201354800                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       92184850                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13271676                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  23551248                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       163480328                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       47674735                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     294                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      47834682                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   140                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            23886668                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            25533                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                161                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          163472560                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.292616                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.205660                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                150540659     92.09%     92.09% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3289485      2.01%     94.10% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2441657      1.49%     95.60% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1061414      0.65%     96.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1234825      0.76%     97.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1434897      0.88%     97.88% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1112982      0.68%     98.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1167164      0.71%     99.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1189477      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            163472560                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  26896      0.75%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            61617      1.72%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                375036     10.44%     12.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               874883     24.36%     37.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1940678     54.03%     91.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          312519      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      2750183      5.75%      5.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     21308967     44.55%     50.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     50.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          282      0.00%     50.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       625056      1.31%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125013      2.35%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      2.09%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1986712      4.15%     60.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      3125213      6.53%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      8288861     17.33%     84.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      7624369     15.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      47834682                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.292602                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            3591629                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.075084                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               219067449                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               40811700                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       24420275                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 43666244                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                30750002                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        20498608                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   25673235                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    23002893                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         47833882                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     10275439                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      800                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          21024906                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2458839                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    10749467                       # Number of stores executed (Count)
system.cpu3.numRate                          0.292597                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             53                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           7768                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1204384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   13409968                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     23788320                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             12.190956                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        12.190956                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.082028                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.082028                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  39412055                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 14392953                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   17999400                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12874359                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   12293196                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12962920                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 25943521                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      10111763                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     10750667                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125619                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125762                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2835611                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2834547                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              276                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2223746                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2223617                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999942                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    300                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 3                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            313                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           39                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       21134321                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              238                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    160658567                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.148068                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.870722                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      154028507     95.87%     95.87% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2146764      1.34%     97.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         623226      0.39%     97.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         693807      0.43%     98.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        1091908      0.68%     98.71% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         652232      0.41%     99.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          15939      0.01%     99.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         660215      0.41%     99.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         745969      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    160658567                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13409968                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              23788320                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6611137                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3860775                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1833094                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   18428147                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           99      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     14426778     60.65%     60.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     60.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          270      0.00%     60.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       625010      2.63%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     63.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.73%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      4.20%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       735749      3.09%     75.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       375346      1.58%     76.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125026     13.14%     90.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375016      9.98%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     23788320                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       745969                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      8583599                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          8583599                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      9801056                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         9801056                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2652940                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2652940                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2810333                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2810333                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 165419393411                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 165419393411                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 165419393411                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 165419393411                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     11236539                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     11236539                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     12611389                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     12611389                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.236099                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.236099                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.222841                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.222841                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 62353.235810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 62353.235810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 58861.136175                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 58861.136175                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     26464462                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          114                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       230282                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    114.921974                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           57                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312426                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312426                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2027521                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2027521                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2027521                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2027521                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       625419                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       625419                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687914                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687914                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  85612912911                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  85612912911                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  92843721161                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  92843721161                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.055659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.055659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.054547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.054547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 136888.890346                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 136888.890346                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 134964.139647                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 134964.139647                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686756                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1735250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1735250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 41315.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 41315.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      3547250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3547250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 84458.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84458.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      6380208                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        6380208                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2355996                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2355996                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 130180152250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 130180152250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      8736204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      8736204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.269682                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.269682                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 55254.827364                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 55254.827364                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2027521                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2027521                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       328475                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       328475                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  50522143750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  50522143750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037599                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037599                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 153808.185554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 153808.185554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      1217457                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      1217457                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data       157393                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total       157393                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.114480                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.114480                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   7230808250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   7230808250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 115702.188175                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 115702.188175                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203391                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203391                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296944                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  35239241161                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  35239241161                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 118673.019697                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 118673.019697                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296944                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296944                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  35090769161                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  35090769161                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 118173.019697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 118173.019697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1016.745219                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            10489059                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687928                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             15.247321                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          301106750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1016.745219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.992915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.992915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          25910878                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         25910878                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1384653                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            154925334                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5601558                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1310763                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                250252                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1973497                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              50303234                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3392682                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      28044030                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2835611                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2223958                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    159829510                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 500584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  3327986                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  104                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         163472560                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.368136                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.570506                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               154025149     94.22%     94.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  186875      0.11%     94.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  634270      0.39%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  469624      0.29%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  946358      0.58%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  248388      0.15%     95.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 1296929      0.79%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  812759      0.50%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 4852208      2.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           163472560                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017345                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.171544                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3327887                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3327887                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3327887                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3327887                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           99                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             99                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           99                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            99                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      4245000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4245000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      4245000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4245000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3327986                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3327986                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3327986                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3327986                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 42878.787879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 42878.787879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 42878.787879                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 42878.787879                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           78                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      3058750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      3058750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      3058750                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      3058750                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 39214.743590                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 39214.743590                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 39214.743590                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 39214.743590                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     2                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3327887                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3327887                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           99                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           99                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      4245000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4245000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3327986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3327986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 42878.787879                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 42878.787879                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      3058750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      3058750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 39214.743590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 39214.743590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           66.870088                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3327965                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          42666.217949                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          301102750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    66.870088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.130606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.130606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6656050                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6656050                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   250252                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2719377                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                15458458                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              47675029                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                10111763                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               10750667                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   83                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     3559                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                15503208                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           147                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 354                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                47668893                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               44918883                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 24718786                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 31219138                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.274766                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.791783                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         67                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                6250983                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               8000305                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                130350                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3735783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           146.397789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          227.280115                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1412690     37.82%     37.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              210667      5.64%     43.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               69019      1.85%     45.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              150094      4.02%     49.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               37900      1.01%     50.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               85202      2.28%     52.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               54572      1.46%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              127985      3.43%     57.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               37059      0.99%     58.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               76017      2.03%     60.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             47856      1.28%     61.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119            104657      2.80%     64.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             34529      0.92%     65.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             64940      1.74%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             39848      1.07%     68.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             78421      2.10%     70.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             30728      0.82%     71.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             54941      1.47%     72.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             34775      0.93%     73.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             63232      1.69%     75.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             28492      0.76%     76.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             46075      1.23%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             28853      0.77%     78.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             48122      1.29%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             24548      0.66%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             36505      0.98%     81.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             24416      0.65%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             35623      0.95%     82.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             21226      0.57%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             27600      0.74%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          599191     16.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3735783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               10111199                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               10749467                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6256                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3328001                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12030857750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12030857750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12030857750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  41171178000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12030857750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                250252                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 2063722                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               24518863                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  6039114                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            130600288                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              47802382                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               234420                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               2263549                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3095                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             130186739                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           63520900                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  149868526                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                39321091                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 18063093                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             38498211                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                25022617                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10227290                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       201585122                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       92659408                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13409968                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  23788320                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       163472259                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       48209895                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     294                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      48383088                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   175                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            23886167                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            23720                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                161                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          163464770                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.295985                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.210006                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                150324678     91.96%     91.96% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3346630      2.05%     94.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2507282      1.53%     95.54% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1116743      0.68%     96.23% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1228168      0.75%     96.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1431336      0.88%     97.85% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  1156346      0.71%     98.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1164459      0.71%     99.27% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1189128      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            163464770                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  25284      0.70%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            61519      1.71%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                375075     10.45%     12.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               874892     24.36%     37.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          1941537     54.07%     91.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          312518      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      2750211      5.68%      5.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     21799658     45.06%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           26      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          282      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       625043      1.29%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     52.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125012      2.33%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000001      2.07%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      2031416      4.20%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      3125215      6.46%     67.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      8301881     17.16%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      7624343     15.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      48383088                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.295971                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            3590825                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.074217                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               220130543                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               41346359                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       24955639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 43691397                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                30750002                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        20498557                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   26208661                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    23015041                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         48382293                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     10333167                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      789                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          21082615                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2548125                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                    10749448                       # Number of stores executed (Count)
system.cpu4.numRate                          0.295966                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             52                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           7489                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1212444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   13722410                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     24323948                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             11.912795                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        11.912795                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.083943                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.083943                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  39916143                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 14705119                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   17999394                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                  12874334                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   12739652                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  13230775                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 26179672                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      10156401                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     10750660                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125610                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125754                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2924769                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2923669                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              278                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2268318                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2268182                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999940                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    313                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            343                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             301                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts       21133961                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              240                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    160650832                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.151409                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.875694                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      153795118     95.73%     95.73% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2235694      1.39%     97.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         621523      0.39%     97.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         787821      0.49%     98.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        1143885      0.71%     98.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         646478      0.40%     99.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          15208      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         658273      0.41%     99.54% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         746832      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    160650832                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            13722410                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              24323948                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6655761                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3905407                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1922370                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   18919139                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     14917780     61.33%     61.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           26      0.00%     61.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          270      0.00%     61.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       625010      2.57%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.63%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      4.11%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       780381      3.21%     75.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       375338      1.54%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125026     12.85%     90.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375016      9.76%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     24323948                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       746832                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      8592774                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          8592774                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      9814715                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         9814715                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2688414                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2688414                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2841323                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2841323                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 169589196625                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 169589196625                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 169589196625                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 169589196625                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data     11281188                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     11281188                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data     12656038                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     12656038                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.238309                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.238309                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.224503                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.224503                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 63081.503305                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 63081.503305                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 59686.701098                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 59686.701098                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     27406311                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets           36                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       233007                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    117.620119                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets           18                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312430                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312430                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2063001                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2063001                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2063001                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2063001                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       625413                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       625413                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687908                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687908                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  85879950125                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  85879950125                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  93033827125                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  93033827125                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.055439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.055439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.054354                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.054354                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 137317.181007                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 137317.181007                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 135241.670579                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 135241.670579                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686756                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      2227750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      2227750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 53041.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 53041.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      4513000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      4513000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 107452.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 107452.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      6389389                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        6389389                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2391472                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2391472                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 134455950000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 134455950000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      8780861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      8780861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.272351                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.272351                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 56223.091887                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 56223.091887                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2063001                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2063001                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       328471                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       328471                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  50895174500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  50895174500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.037408                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.037408                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 154945.716669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 154945.716669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data      1221941                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total      1221941                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data       152909                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total       152909                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.111219                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.111219                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   7153877000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   7153877000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 114471.189695                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 114471.189695                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203385                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203385                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296942                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296942                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  35133246625                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  35133246625                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 118316.865331                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 118316.865331                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296942                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296942                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  34984775625                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  34984775625                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 117816.865331                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 117816.865331                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1016.552638                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            10502712                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687922                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             15.267301                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          303121750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1016.552638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.992727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.992727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          26000170                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         26000170                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1482930                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            154680757                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  5736340                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1314491                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                250252                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2018079                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              50838497                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  218                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           3490552                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      28356043                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2924769                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2268537                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    159723826                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 500584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  3426027                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         163464770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.371427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.576087                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               153875789     94.13%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  241446      0.15%     94.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  632933      0.39%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  516856      0.32%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  939923      0.58%     95.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  253406      0.16%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 1297598      0.79%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  809520      0.50%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 4897299      3.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           163464770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.017892                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.173461                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      3425925                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          3425925                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      3425925                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         3425925                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          102                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            102                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          102                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           102                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      4096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      4096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      4096500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      4096500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      3426027                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      3426027                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      3426027                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      3426027                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 40161.764706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 40161.764706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 40161.764706                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 40161.764706                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           21                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           81                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      2918000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      2918000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      2918000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      2918000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 36024.691358                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 36024.691358                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 36024.691358                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 36024.691358                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     2                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      3425925                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        3425925                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          102                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      4096500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      4096500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      3426027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      3426027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 40161.764706                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 40161.764706                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      2918000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      2918000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 36024.691358                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 36024.691358                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           67.639845                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             3426006                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          42296.370370                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          303117750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    67.639845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.132109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.132109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           6852135                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          6852135                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   250252                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   2724634                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                15882164                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              48210189                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  13                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                10156401                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               10750660                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   83                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     3881                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                15925768                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           153                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 364                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                48204215                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               45454196                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 25124314                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 31712057                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.278054                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.792264                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         77                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6250984                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               8000306                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                136097                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3780415                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           149.618946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          230.305365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1420254     37.57%     37.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              202500      5.36%     42.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               68512      1.81%     44.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              153293      4.05%     48.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               37261      0.99%     49.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               85797      2.27%     52.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               53954      1.43%     53.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79              126691      3.35%     56.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               36913      0.98%     57.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               76936      2.04%     59.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             47518      1.26%     61.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119            104282      2.76%     63.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             36004      0.95%     64.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             67692      1.79%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             40392      1.07%     67.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             80233      2.12%     69.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             30622      0.81%     70.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             55239      1.46%     72.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             34992      0.93%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             65237      1.73%     74.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             28386      0.75%     75.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             47426      1.25%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             29387      0.78%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             49075      1.30%     78.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             25003      0.66%     79.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             38035      1.01%     80.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             25210      0.67%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             37982      1.00%     82.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             22165      0.59%     82.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             29347      0.78%     83.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          624077     16.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3780415                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               10155883                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               10749448                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6261                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                3426043                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  12030860000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  12030860000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  12030860000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  41171175750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  12030860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                250252                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 2162733                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               24980289                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          1093                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  6175892                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            129894511                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              48337568                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               234425                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               2486321                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  3223                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             129473478                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           64591071                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  151741628                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                39811864                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 18063109                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             39569485                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                25021433                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 10306498                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       202111818                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       93729885                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                13722410                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  24323948                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       163463955                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       48439895                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     301                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      48611328                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   199                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            23886895                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            25897                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                168                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          163456497                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.297396                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.211924                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                150244186     91.92%     91.92% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3352601      2.05%     93.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2531849      1.55%     95.52% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1137092      0.70%     96.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1236193      0.76%     96.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1424598      0.87%     97.84% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  1183166      0.72%     98.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  1157501      0.71%     99.27% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  1189311      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            163456497                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  25122      0.70%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            61303      1.71%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                375044     10.45%     12.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               874892     24.37%     37.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          1941568     54.08%     91.30% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          312518      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      2750210      5.66%      5.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     22010219     45.28%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           26      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          282      0.00%     50.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       625046      1.29%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125013      2.31%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      2.06%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      2050517      4.22%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      3125222      6.43%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      8300449     17.08%     84.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      7624344     15.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      48611328                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.297383                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            3590447                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.073860                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               220581603                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               41577200                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       25185366                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 43688196                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                30749896                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        20498551                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   26438287                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    23013278                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         48610568                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                     10350825                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      760                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                          21100281                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2586363                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                    10749456                       # Number of stores executed (Count)
system.cpu5.numRate                          0.297378                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             53                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           7458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1220756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   13856183                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     24553260                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             11.797185                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        11.797185                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.084766                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.084766                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  40124969                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 14839215                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   17999381                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                  12874324                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   12930783                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  13345422                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 26273929                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads      10175557                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     10750660                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125630                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125764                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2963146                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2962046                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              277                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2287499                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2287388                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999951                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    306                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            335                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             292                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts       21134631                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              239                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    160642470                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.152844                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.877237                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      153676479     95.66%     95.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2283551      1.42%     97.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         622744      0.39%     97.47% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         834446      0.52%     97.99% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4        1166954      0.73%     98.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         642765      0.40%     99.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          15301      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         654404      0.41%     99.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         745826      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    160642470                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            13856183                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              24553260                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6674882                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3924520                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1960584                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   19129342                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           99      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     15127973     61.61%     61.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           26      0.00%     61.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          270      0.00%     61.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       625010      2.55%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     64.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.58%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      4.07%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       799494      3.26%     76.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       375346      1.53%     77.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125026     12.73%     90.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375016      9.67%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     24553260                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       745826                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      8620976                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          8620976                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      9837252                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         9837252                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2679301                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2679301                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2837875                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2837875                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 168519296653                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 168519296653                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 168519296653                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 168519296653                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data     11300277                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total     11300277                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data     12675127                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total     12675127                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.237100                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.237100                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.223893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.223893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 62896.739356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 62896.739356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 59382.212625                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 59382.212625                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     27102077                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets           25                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       231591                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    117.025605                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    12.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312423                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312423                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2053879                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2053879                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2053879                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2053879                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687918                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687918                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  85756346903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  85756346903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  92998045653                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  92998045653                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.055346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.055346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.054273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.054273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 137117.573259                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 137117.573259                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 135187.690470                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 135187.690470                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686757                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1907500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1907500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 45416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 45416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      3890750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      3890750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 92636.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 92636.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      6417587                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        6417587                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2382355                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2382355                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 133410083750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 133410083750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      8799942                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      8799942                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.270724                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.270724                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 55999.246019                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 55999.246019                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2053879                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2053879                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       328476                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       328476                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  50795607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  50795607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.037327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.037327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 154640.238556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 154640.238556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data      1216276                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total      1216276                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data       158574                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total       158574                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.115339                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.115339                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   7241698750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   7241698750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 115874.595974                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 115874.595974                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203389                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203389                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296946                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296946                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  35109212903                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  35109212903                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 118234.335209                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 118234.335209                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296946                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296946                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  34960739903                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  34960739903                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 117734.335209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 117734.335209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1016.503395                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs            10525258                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687930                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.299897                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          305199750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1016.503395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.992679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.992679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          26038356                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         26038356                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1529411                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            154564562                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  5793084                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1319187                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                250253                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2037272                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              51068447                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  226                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           3536746                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      28490321                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2963146                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2287737                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    159669358                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 500586                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  3472194                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   95                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         163456497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.372854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.578332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               153799296     94.09%     94.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  270758      0.17%     94.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  633047      0.39%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  540205      0.33%     94.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  936584      0.57%     95.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  255681      0.16%     95.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 1298810      0.79%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  806606      0.49%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 4915510      3.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           163456497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.018127                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.174291                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      3472092                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          3472092                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      3472092                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         3472092                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          102                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            102                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          102                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           102                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      4128750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      4128750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      4128750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      4128750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      3472194                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      3472194                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      3472194                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      3472194                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 40477.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 40477.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 40477.941176                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 40477.941176                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           21                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           81                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      2951500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      2951500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      2951500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      2951500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 36438.271605                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 36438.271605                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 36438.271605                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 36438.271605                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     2                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      3472092                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        3472092                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          102                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      4128750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      4128750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      3472194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      3472194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 40477.941176                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 40477.941176                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      2951500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      2951500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 36438.271605                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 36438.271605                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           67.158205                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             3472173                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          42866.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          305195750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    67.158205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.131168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.131168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           6944469                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          6944469                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                   250253                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   2761657                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                15637311                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              48440196                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                10175557                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               10750660                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   85                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     4732                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                15679930                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           157                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 368                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                48433921                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               45683917                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 25289737                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 31908411                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.279474                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.792573                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         73                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                6251032                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores               8000298                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                135106                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3799528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           147.699042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          228.380539                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1447973     38.11%     38.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              201620      5.31%     43.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               67796      1.78%     45.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              150595      3.96%     49.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               37233      0.98%     50.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               86265      2.27%     52.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               54386      1.43%     53.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              126308      3.32%     57.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               37392      0.98%     58.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               77089      2.03%     60.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             48698      1.28%     61.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119            106698      2.81%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             36501      0.96%     65.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             68813      1.81%     67.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             40621      1.07%     68.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             80722      2.12%     70.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             30972      0.82%     71.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             55408      1.46%     72.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             34092      0.90%     73.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             63031      1.66%     75.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             27884      0.73%     75.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             46448      1.22%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             28636      0.75%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             48719      1.28%     79.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             24594      0.65%     79.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             37086      0.98%     80.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             24751      0.65%     81.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             37152      0.98%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             21688      0.57%     82.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             29160      0.77%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          621197     16.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3799528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               10174965                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               10749456                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4671                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                3472210                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  12030858000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  12030858000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  12030858000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  41171177750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  12030858000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                250253                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 2212809                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               24703415                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  6233697                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            130056002                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              48567526                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               234430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               2554372                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3024                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             129623568                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           65051068                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  152546425                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                40022645                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 18063020                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             40028091                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                25022905                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 10348617                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       202334418                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       94189943                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                13856183                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  24553260                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       163455558                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       48009231                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     287                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      48185149                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   154                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            23885168                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            21074                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                154                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          163448910                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.294803                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.208001                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                150379313     92.00%     92.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3313699      2.03%     94.03% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2494502      1.53%     95.56% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1107763      0.68%     96.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1236586      0.76%     96.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1422144      0.87%     97.86% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  1151644      0.70%     98.57% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1153843      0.71%     99.27% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  1189416      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            163448910                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  25962      0.72%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            61426      1.71%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                375088     10.44%     12.88% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               874907     24.36%     37.24% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          1941323     54.06%     91.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          312521      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      2750193      5.71%      5.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     21616256     44.86%     50.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           26      0.00%     50.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          282      0.00%     50.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       625046      1.30%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125013      2.33%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000000      2.08%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      2014736      4.18%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      3125207      6.49%     66.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      8304048     17.23%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      7624342     15.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      48185149                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.294791                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            3591227                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.074530                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               219714529                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               41144779                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       24755574                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 43696052                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                30749912                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        20498547                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   26008648                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    23017535                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         48184353                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                     10318657                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      788                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                          21068095                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2514830                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                    10749438                       # Number of stores executed (Count)
system.cpu6.numRate                          0.294786                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           6648                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1229144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   13605932                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     24124278                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             12.013551                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        12.013551                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.083239                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.083239                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  39735046                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 14588289                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   17999376                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                  12874323                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   12573239                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  13130942                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 26098488                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads      10139584                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     10750568                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125590                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125742                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2891356                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2890312                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              262                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2251611                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2251506                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999953                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    294                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            328                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts       21132957                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              225                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    160635123                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.150181                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.872475                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      153832171     95.76%     95.76% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2223453      1.38%     97.15% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         623007      0.39%     97.54% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         772639      0.48%     98.02% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4        1133794      0.71%     98.72% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         639487      0.40%     99.12% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          15613      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         649067      0.40%     99.54% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         745892      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    160635123                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            13605932                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              24124278                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6639116                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3888766                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1889094                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   18736108                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          102      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     14734754     61.08%     61.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           26      0.00%     61.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          270      0.00%     61.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       625010      2.59%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     63.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.66%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      4.15%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       763740      3.17%     75.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       375334      1.56%     77.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125026     12.95%     90.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375016      9.84%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     24124278                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       745892                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      8584715                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          8584715                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      9798373                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         9798373                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2679771                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2679771                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2840963                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2840963                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 169936597858                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 169936597858                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 169936597858                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 169936597858                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     11264486                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     11264486                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     12639336                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     12639336                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.237896                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.237896                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.224772                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.224772                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 63414.596941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 63414.596941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 59816.547367                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 59816.547367                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     27668068                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       232768                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    118.865428                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312429                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312429                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      2054364                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      2054364                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      2054364                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      2054364                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       625407                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       625407                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687902                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687902                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  85850784858                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  85850784858                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  93134569108                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  93134569108                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.055520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.055520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.054425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.054425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 137271.864335                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 137271.864335                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 135389.298342                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 135389.298342                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686753                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1784500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1784500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 42488.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 42488.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      3612500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3612500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 86011.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 86011.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      6381332                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        6381332                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2382831                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2382831                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 134807003750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 134807003750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      8764163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      8764163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.271883                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.271883                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 56574.303318                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 56574.303318                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      2054364                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      2054364                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       328467                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       328467                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  50869660750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  50869660750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.037478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.037478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 154869.928334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 154869.928334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data      1213658                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total      1213658                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data       161192                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total       161192                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.117243                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.117243                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data   7283784250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total   7283784250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data 116549.871990                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 116549.871990                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203383                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203383                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296940                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296940                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  35129594108                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  35129594108                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 118305.361716                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 118305.361716                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296940                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296940                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  34981124108                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  34981124108                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 117805.361716                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 117805.361716                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1016.542597                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            10486363                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687917                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             15.243646                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          307296750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1016.542597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.992717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.992717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          25966761                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         25966761                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1466074                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            154724057                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  5687279                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1321264                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                250236                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2001417                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              50637661                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           3473006                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      28238810                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2891356                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2251842                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    159725529                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 500550                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  3408551                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         163448910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.370232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.573714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               153891258     94.15%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  244792      0.15%     94.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  631295      0.39%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  508499      0.31%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  931238      0.57%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  258559      0.16%     95.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 1299534      0.80%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  803635      0.49%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 4880100      2.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           163448910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.017689                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.172761                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      3408453                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          3408453                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      3408453                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         3408453                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           98                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             98                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           98                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            98                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      3851750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      3851750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      3851750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      3851750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      3408551                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      3408551                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      3408551                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      3408551                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 39303.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 39303.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 39303.571429                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 39303.571429                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           21                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           77                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      2678750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      2678750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      2678750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      2678750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 34788.961039                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 34788.961039                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 34788.961039                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 34788.961039                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     2                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      3408453                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        3408453                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           98                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      3851750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      3851750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      3408551                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      3408551                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 39303.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 39303.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      2678750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      2678750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 34788.961039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 34788.961039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           64.395039                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             3408530                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                77                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          44266.623377                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          307292750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    64.395039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.125772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.125772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           6817179                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          6817179                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   250236                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2694919                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                15747782                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              48009518                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                10139584                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               10750568                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   81                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     3222                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                15791737                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           150                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          195                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 345                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                48004120                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               45254121                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 24972530                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 31511588                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.276859                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.792487                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                6250808                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               8000218                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                137852                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3763774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           150.702043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          230.943846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1411986     37.52%     37.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              204190      5.43%     42.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               66360      1.76%     44.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              152634      4.06%     48.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               36411      0.97%     49.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               84402      2.24%     51.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               53038      1.41%     53.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79              129269      3.43%     56.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               36411      0.97%     57.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               75410      2.00%     59.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             46204      1.23%     61.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119            103487      2.75%     63.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             33649      0.89%     64.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             64845      1.72%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             38190      1.01%     67.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             77215      2.05%     69.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             28682      0.76%     70.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             53107      1.41%     71.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             32671      0.87%     72.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             62745      1.67%     74.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             26910      0.71%     74.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             45834      1.22%     76.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             28892      0.77%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             50350      1.34%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             25639      0.68%     78.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             39428      1.05%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             25569      0.68%     80.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             38987      1.04%     81.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             22433      0.60%     82.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             31180      0.83%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          637646     16.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3763774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               10139184                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               10749438                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6264                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4670                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                3408567                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  12030860250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  12030860250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  12030860250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  41171175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  12030860250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                250236                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 2150200                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               24809232                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  6129550                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            130109371                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              48136826                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               234438                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               2552914                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2265                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             129684921                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           64190166                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  151039532                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                39627450                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 18063053                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             39170154                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                25019874                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 10390262                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       201896388                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       93328378                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                13605932                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  24124278                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       163448365                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       48297011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     287                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      48476233                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   140                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            23886088                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            23491                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                154                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          163441382                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.296597                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.210179                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                150248584     91.93%     91.93% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3366123      2.06%     93.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2522266      1.54%     95.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1131638      0.69%     96.22% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1238207      0.76%     96.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1416361      0.87%     97.85% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  1180886      0.72%     98.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1147821      0.70%     99.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  1189496      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            163441382                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  25760      0.72%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            61156      1.70%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                375049     10.44%     12.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               874889     24.36%     37.23% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          1941859     54.07%     91.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          312515      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      2750217      5.67%      5.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     21879616     45.13%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           26      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          270      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       625045      1.29%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     52.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125015      2.32%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      2.06%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      2038666      4.21%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      3125217      6.45%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      8307817     17.14%     84.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      7624344     15.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      48476233                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.296584                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            3591228                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.074082                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               220281470                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               41433428                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       25042845                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 43703738                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                30749962                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        20498552                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   26295796                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    23021448                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         48475417                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                     10346349                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      808                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                          21095794                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2562624                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                    10749445                       # Number of stores executed (Count)
system.cpu7.numRate                          0.296579                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           6983                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1236336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   13773274                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     24411138                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             11.867067                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        11.867067                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.084267                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.084267                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  40001801                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 14756011                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   17999382                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                  12874338                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   12812199                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  13274324                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 26221943                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads      10163668                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     10750666                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125599                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125765                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2939304                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2938154                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              273                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2275448                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2275331                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    314                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            376                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             333                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts       21133786                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              233                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    160627476                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.151974                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.874645                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      153691369     95.68%     95.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2281230      1.42%     97.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         622910      0.39%     97.49% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         827531      0.52%     98.01% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        1162415      0.72%     98.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         635913      0.40%     99.12% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          15705      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         645184      0.40%     99.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         745219      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    160627476                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            13773274                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              24411138                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6663028                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3912672                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1936900                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   18999063                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     14997704     61.44%     61.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           26      0.00%     61.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          270      0.00%     61.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       625010      2.56%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     64.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.61%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      4.10%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       787646      3.23%     75.93% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       375340      1.54%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125026     12.80%     90.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375016      9.73%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     24411138                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       745219                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      8621313                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          8621313                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      9833546                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         9833546                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2667134                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2667134                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2829751                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2829751                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 169983580124                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 169983580124                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 169983580124                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 169983580124                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data     11288447                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     11288447                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data     12663297                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     12663297                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.236271                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.236271                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.223461                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.223461                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 63732.673395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 63732.673395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 60070.154626                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 60070.154626                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     27721029                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       232200                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    119.384276                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312428                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312428                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2041723                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2041723                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2041723                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2041723                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       625411                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       625411                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687906                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687906                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  85793405124                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  85793405124                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  93090542624                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  93090542624                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.055403                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.055403                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.054323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.054323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 137179.239131                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 137179.239131                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 135324.510360                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 135324.510360                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686761                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      2012500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      2012500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 49085.365854                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 49085.365854                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      4091500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      4091500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 99792.682927                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 99792.682927                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      6417924                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        6417924                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2370194                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2370194                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 134897669000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 134897669000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      8788118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      8788118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.269704                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.269704                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 56914.188881                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 56914.188881                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2041723                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2041723                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       328471                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       328471                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  50855964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  50855964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.037377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.037377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 154826.343878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 154826.343878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data      1212233                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total      1212233                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data       162617                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total       162617                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.118280                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.118280                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   7297137500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   7297137500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 116763.541083                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 116763.541083                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296940                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296940                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  35085911124                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  35085911124                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500329                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500329                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118760                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118760                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 118158.251243                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 118158.251243                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296940                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296940                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  34937441124                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  34937441124                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 117658.251243                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 117658.251243                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1016.523194                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            10521538                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687921                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             15.294689                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          309094750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1016.523194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.992698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.992698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          26014687                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         26014687                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1520052                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            154586900                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  5772161                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1312024                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                250245                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2025263                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              50925561                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           3528473                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      28407035                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2939304                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2275688                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    159662597                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 500574                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  3463918                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         163441382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.372013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.577048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               153823270     94.12%     94.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  255030      0.16%     94.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  633674      0.39%     94.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  536204      0.33%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  929359      0.57%     95.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  249557      0.15%     95.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 1297822      0.79%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  812577      0.50%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 4903889      3.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           163441382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.017983                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.173798                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      3463817                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          3463817                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      3463817                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         3463817                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          101                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            101                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          101                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           101                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      4058000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      4058000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      4058000                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      4058000                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      3463918                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      3463918                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      3463918                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      3463918                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 40178.217822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 40178.217822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 40178.217822                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 40178.217822                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           23                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           78                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      2744250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      2744250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      2744250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      2744250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 35182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 35182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 35182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 35182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     2                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      3463817                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        3463817                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          101                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      4058000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      4058000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      3463918                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      3463918                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 40178.217822                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 40178.217822                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      2744250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      2744250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 35182.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 35182.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           69.138554                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             3463895                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          44408.910256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          309090750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    69.138554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.135036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.135036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           6927914                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          6927914                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   250245                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2735559                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                15549338                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              48297298                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                10163668                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               10750666                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   81                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     4258                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                15592643                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          213                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 355                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                48291420                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               45541397                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 25183462                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 31772667                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.278629                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.792614                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         70                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                6250986                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores               8000310                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                137840                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3787680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           149.976292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          231.050989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1446477     38.19%     38.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              198316      5.24%     43.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               66582      1.76%     45.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              145473      3.84%     49.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               37588      0.99%     50.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               84891      2.24%     52.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               54094      1.43%     53.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              126795      3.35%     57.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               37710      1.00%     58.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               77063      2.03%     60.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             47057      1.24%     61.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119            104187      2.75%     64.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             34721      0.92%     64.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             66180      1.75%     66.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             39057      1.03%     67.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             77525      2.05%     69.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             29884      0.79%     70.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             55262      1.46%     72.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             33134      0.87%     72.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             61929      1.64%     74.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             27084      0.72%     75.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             45177      1.19%     76.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             28918      0.76%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             49743      1.31%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             24785      0.65%     79.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             37723      1.00%     80.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             24605      0.65%     80.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             37445      0.99%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             21427      0.57%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             28783      0.76%     83.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          638065     16.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2346                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3787680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               10163128                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               10749445                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6256                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                3463924                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  12030860500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  12030860500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  12030860500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  41171175250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  12030860500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                250245                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 2198713                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               24643186                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  6210245                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            130138672                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              48424695                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               234390                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               2572142                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  3131                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             129719649                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           64764997                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  152045789                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                39890869                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 18063068                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             39743867                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                25020992                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 10241022                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       202177090                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       93903875                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                13773274                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  24411138                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   562                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1279                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   163                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    32                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   126                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                   109                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                   120                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                   118                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                   119                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3062                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  562                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1279                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  163                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   32                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  126                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   41                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  127                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   43                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                  109                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   43                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                  120                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   42                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                  118                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                  119                       # number of overall hits (Count)
system.l2.overallHits::total                     3062                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2166                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1066490                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  48                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              687642                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  43                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              687600                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              687602                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              687616                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              687613                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              687592                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              687599                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5882171                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2166                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1066490                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 48                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             687642                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 43                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             687600                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 34                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             687602                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 33                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             687616                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 33                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             687613                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 30                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             687592                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 30                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             687599                       # number of overall misses (Count)
system.l2.overallMisses::total                5882171                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      180080999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   112415116507                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        3995250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    79738809084                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        3413500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    80184391278                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2553500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    79819425012                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        2465500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    79825483906                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst        2461000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    79838683302                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        2238750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    79853617751                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst        2260000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    79803951484                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       671678946823                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     180080999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  112415116507                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       3995250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   79738809084                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       3413500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   80184391278                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2553500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   79819425012                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       2465500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   79825483906                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst       2461000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   79838683302                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       2238750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   79853617751                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst       2260000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   79803951484                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      671678946823                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2728                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1067769                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            687805                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                75                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            687726                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                75                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            687729                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            687725                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            687733                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                72                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            687710                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            687718                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5885233                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2728                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1067769                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           687805                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               75                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           687726                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               75                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           687729                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           687725                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           687733                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               72                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           687710                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           687718                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5885233                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.793988                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998802                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.342857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999763                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.573333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999817                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.453333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999815                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.434211                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999842                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.434211                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999826                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.416667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999828                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.394737                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999827                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999480                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.793988                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998802                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.342857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999763                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.573333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999817                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.453333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999815                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.434211                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999842                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.434211                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999826                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.416667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999828                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.394737                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999827                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999480                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 83139.888735                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 105406.629698                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 83234.375000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 115959.771340                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 79383.720930                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 116614.879695                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 75102.941176                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 116083.759227                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 74712.121212                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 116090.207188                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 74575.757576                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 116109.909647                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst        74625                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 116135.175731                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 75333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 116061.761992                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    114188.952824                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 83139.888735                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 105406.629698                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 83234.375000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 115959.771340                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 79383.720930                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 116614.879695                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 75102.941176                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 116083.759227                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 74712.121212                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 116090.207188                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 74575.757576                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 116109.909647                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst        74625                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 116135.175731                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 75333.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 116061.761992                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   114188.952824                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            63454050                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2994813                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              21.187984                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501588                       # number of writebacks (Count)
system.l2.writebacks::total                   2501588                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                29                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                40                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                27                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   287                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               29                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               40                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               27                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data               17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data               12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  287                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2158                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1066484                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          687632                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          687590                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          687594                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          687608                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst               7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          687604                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          687575                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst              13                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          687587                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881884                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2158                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1066484                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         687632                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         687590                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         687594                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         687608                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst              7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         687604                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         687575                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst             13                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         687587                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881884                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    168706249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 107082199509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1749750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  76300134334                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       214000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  76745565778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       316500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  76380864762                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       425750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  76386912656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst       511000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  76399944802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  76414392001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst      1031250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  76365004985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   642247973326                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    168706249                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 107082199509                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1749750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  76300134334                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       214000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  76745565778                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       316500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  76380864762                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       425750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  76386912656                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst       511000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  76399944802                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  76414392001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst      1031250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  76365004985                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  642247973326                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.791056                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998797                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.135714                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999748                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.040000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999802                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.053333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.078947                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999830                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.092105                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999812                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.171053                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999431                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.791056                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998797                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.135714                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999748                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.040000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999802                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.053333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.078947                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999830                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.092105                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999812                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.171053                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999431                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 78177.131140                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 100406.756697                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 92092.105263                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 110960.709121                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 111615.302401                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        79125                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 111084.251407                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 70958.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 111090.785238                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst        73000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 111110.384468                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 111136.082611                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 79326.923077                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 111062.316456                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 109190.860161                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 78177.131140                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 100406.756697                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 92092.105263                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 110960.709121                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 111615.302401                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        79125                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 111084.251407                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 70958.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 111090.785238                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst        73000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 111110.384468                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 111136.082611                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 79326.923077                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 111062.316456                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 109190.860161                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849448                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            562                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             92                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             32                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                901                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2166                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           48                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           33                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           33                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2417                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    180080999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      3995250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      3413500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2553500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      2465500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst      2461000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      2238750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst      2260000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    199468499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2728                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           75                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           75                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           72                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3318                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.793988                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.342857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.573333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.453333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.434211                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.434211                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.416667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.394737                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.728451                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 83139.888735                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 83234.375000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 79383.720930                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 75102.941176                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 74712.121212                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 74575.757576                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst        74625                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 75333.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82527.306165                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            8                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           29                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           40                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           27                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           26                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           17                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            207                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2158                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst           13                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2210                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    168706249                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1749750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       214000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       316500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       425750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst       511000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst      1031250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    172954499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.791056                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.135714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.040000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.053333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.078947                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.092105                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.171053                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.666064                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 78177.131140                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 92092.105263                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 71333.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        79125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 70958.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst        73000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 79326.923077                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78259.954299                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               261                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   341                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          298571                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          296922                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          296894                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          296900                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          296899                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          296903                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          296890                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          296897                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376876                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  33331882760                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  33200844624                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  33226383827                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  33202303087                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  33069753038                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  33071999285                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  33063654456                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  33004606774                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   265171427851                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        298832                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        296934                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        296906                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        296911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        296911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        296914                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        296901                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        296908                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2377217                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999127                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999857                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 111638.045088                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 111816.721644                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 111913.288335                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 111829.919458                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 111383.847834                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 111389.912817                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 111366.682798                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 111165.174367                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 111563.004486                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       298571                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       296922                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       296894                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       296900                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       296899                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       296903                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       296890                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       296897                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376876                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  31839027760                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  31716234624                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  31741913827                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  31717803087                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  31585258038                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  31587484285                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  31579204456                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  31520121774                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 253287047851                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999127                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999857                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 106638.045088                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 106816.721644                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 106913.288335                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 106829.919458                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 106383.847834                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 106389.912817                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 106366.682798                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 106165.174367                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 106563.004486                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data          1018                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           151                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           114                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data           116                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            97                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data           109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data           107                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data           108                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1820                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       767919                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       390720                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       390706                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       390702                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       390717                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       390710                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       390702                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       390702                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3502878                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  79083233747                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  46537964460                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  46958007451                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  46617121925                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  46755730868                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  46766684017                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  46789963295                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  46799344710                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 406308050473                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       768937                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       390871                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       390820                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       390818                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       390814                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       390819                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       390809                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       390810                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504698                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998676                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999614                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999708                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999703                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999752                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999721                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999726                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999481                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 102983.822183                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 119108.221898                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 120187.576979                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 119316.312496                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 119666.487171                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 119696.665089                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 119758.699200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 119782.710890                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 115992.635334                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data           17                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            80                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       767913                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       390710                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       390696                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       390694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       390709                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       390701                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       390685                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       390690                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3502798                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  75243171749                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  44583899710                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  45003651951                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  44663061675                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  44801654618                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  44812460517                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  44835187545                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  44844883211                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 388787970976                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998668                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999683                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999683                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999731                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999698                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999683                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999693                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999458                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 97983.979629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 114109.952932                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 115188.412349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 114317.244890                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 114667.577706                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 114697.583362                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 114760.452910                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 114783.800996                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 110993.546010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               62                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  104                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data           63                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              105                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.015873                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.009524                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.015873                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.009524                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2118                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2118                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2118                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2118                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502161                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502161                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502161                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502161                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32512.497931                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11754562                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882216                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.998322                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.249320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       18.232336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    10157.584934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.126373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     3183.561633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.019755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3387.073010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.014689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3269.428904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.013586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     3102.101251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.018070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2932.511139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     3086.822300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.091428                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3372.649201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.309985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.097155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.103365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.099775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.094669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.089493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.094202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.102925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  330                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2673                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27526                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2239                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99921024                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99921024                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   2501862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      2158.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples   1066640.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    687688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    687554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    687618.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    687596.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    687660.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    687534.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    687636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000155854000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       146375                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       146375                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            7954899                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           2368692                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2941078                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1250931                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  5882156                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 2501862                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                     10.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     25.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              5882156                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             2501862                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 182624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 197019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 288749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 310541                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 390005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 416069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 393773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 410188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 384634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 383598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                344678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                338634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                288781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                279899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                235885                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                220854                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                168635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                156726                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                119568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                107387                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 72648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 62873                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 40244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                 33500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                 18994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                 15146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                  7995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                  5971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                  2773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                  1970                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                   836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                   553                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                   188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                   103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                    47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                    33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 28135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 32789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 65503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 80919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                112502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                127230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                143515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                148255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                155039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                157251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                161547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                161983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                163040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                162964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                162048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                162996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                161757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                170377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 67815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                 24341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                 15191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                 10899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  7397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                  5437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                  3668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                  2713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                  1847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                  1344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                   914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                   646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                   414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                   303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                   226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                   177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                   139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                   124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                   100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                    41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       146375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     37.876044                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    34.346224                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    71.610072                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-511       146359     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-1023            9      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1535            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-2047            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::26112-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       146375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       146375                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.092010                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.937091                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.620145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16          111163     75.94%     75.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            2356      1.61%     77.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           12401      8.47%     86.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            2384      1.63%     87.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            7022      4.80%     92.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            1183      0.81%     93.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            2882      1.97%     95.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             571      0.39%     95.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            2000      1.37%     96.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             310      0.21%     97.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26            1592      1.09%     98.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27             163      0.11%     98.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             727      0.50%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              91      0.06%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             778      0.53%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31              51      0.03%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             473      0.32%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33              39      0.03%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              59      0.04%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35              13      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              35      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37              11      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38              27      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               7      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40              19      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::41               4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::49               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       146375                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              188228992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            80059584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3538003562.20391417                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1504821815.01861048                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  53201956000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     12691.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        69056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     34132480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     22006016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     22001728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     22003776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data     22003072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data     22005120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data     22001088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data     22004352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     80058976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 1297995.443717583548                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 641563419.873458504677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 12029.614862998922                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 413631089.295300126076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 2405.922972599784                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 413550490.875718057156                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 3608.884458899677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 413588985.643279612064                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 3608.884458899677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 413575753.066930353642                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 4811.845945199569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 413614247.834491908550                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 413538461.260855019093                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 7217.768917799353                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 413599812.296656310558                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1504810386.884490489960                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         2158                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data      1066656                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       687688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       687554                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       687618                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       687596                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       687660                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       687534                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       687636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      2501862                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     86668002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  60411358257                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1438000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  44442066903                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  44847248430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       229000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  44516933349                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data  44470639780                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data  44471705981                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data  44368677088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst       467500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data  44265795558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1115973125454                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     40161.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     56636.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     71900.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     64625.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     65227.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     38166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     64740.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     64675.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     64671.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     64533.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     38958.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     64373.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    446057.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        69056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     34132992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     22006016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     22001728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     22003776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data     22003072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data     22005120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data     22001088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data     22004352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     188228992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        69056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        70848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     80059584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     80059584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst         1079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       533328                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       343844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       343777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       343809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data       343798                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data       343830                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data       343767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data       343818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2941078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1250931                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1250931                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst      1297995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    641573044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        12030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    413631089                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst         2406                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    413550491                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         3609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    413588986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         3609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    413575753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst         4812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    413614248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    413538461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst         7218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    413599812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       3538003562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst      1297995                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        12030                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst         2406                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         3609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         3609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst         4812                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst         7218                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1331678                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1504821815                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1504821815                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1504821815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst      1297995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    641573044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        12030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    413631089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst         2406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    413550491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         3609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    413588986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         3609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    413575753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst         4812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    413614248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    413538461                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst         7218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    413599812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      5042825377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             5882140                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            2501843                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       367742                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       367354                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       367430                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       367550                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       367350                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       367188                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       367356                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       367420                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       367428                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       367404                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       368022                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       368138                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       367648                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       367626                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       368154                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       368330                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       156366                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       156214                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       156262                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       156305                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       156196                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       156176                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       156194                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       156240                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       156274                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       156298                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       156520                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       156630                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       156306                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       156212                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       156708                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       156942                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           254241030848                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          11764280000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      371883830848                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               43222.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          63222.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2937465                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1782385                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          71.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3664133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    73.219901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.079234                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    33.760212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        57229      1.56%      1.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      3295824     89.95%     91.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       155207      4.24%     95.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255       118309      3.23%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        35741      0.98%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383         1519      0.04%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447          162      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511           49      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           93      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3664133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            188228480                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          80058976                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            3537.993939                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1504.810387                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  31.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              22.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              9.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   9258412614                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3011800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  40931823136                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   2501314.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      2156.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples   1066295.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    687576.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    687626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    687570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    687620.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    687548.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    687616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    687538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000155323000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       146381                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       146381                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            7963659                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           2368125                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2940805                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1250657                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  5881610                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 2501314                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                     10.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     25.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        3                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              5881610                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             2501314                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 182904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 197497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 289807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 311437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 390275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 416804                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 394101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 410753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 385313                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 384419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                345807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                339300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                288835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                279923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                235627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                220653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                168545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                156326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                117849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                105499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 71768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 61964                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                 39439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                 32652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                 18793                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                 14962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                  7858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                  5937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                  2737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                  1904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                   811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                   543                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                   234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                   172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                    72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 28359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 33048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 66345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 80946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                112969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                127335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                143590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                148438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                155330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                157438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                161592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                161880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                162875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                162872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                161972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                163069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                161946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                170252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 65786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                 23663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                 14942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                 10637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  7266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                  5317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                  3588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                  2633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                  1777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                  1293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                   895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                   650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                   462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                   369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                   219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                   198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                   182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                   177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                   156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                   131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                   129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                    88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                    55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       146381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     37.866636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    34.363281                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    71.396785                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-511       146363     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-1023           10      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1535            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::26112-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       146381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       146381                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.087566                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.933655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.610547                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16          111109     75.90%     75.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            2358      1.61%     77.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           12702      8.68%     86.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            2261      1.54%     87.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            7024      4.80%     92.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            1209      0.83%     93.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            2749      1.88%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             570      0.39%     95.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            1973      1.35%     96.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             323      0.22%     97.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26            1607      1.10%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27             159      0.11%     98.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             728      0.50%     98.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              78      0.05%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30             774      0.53%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31              54      0.04%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             498      0.34%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33              30      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34              49      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35              21      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              28      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37              14      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38              21      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               4      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40              23      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::41               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42               8      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::45               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       146381                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              188211520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            80042048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             3537675153.71815443                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1504492203.57136416                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  53201617000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     12692.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        68992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     34121440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     22002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     22004032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     22002240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data     22003840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data     22001536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data     22003712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data     22001216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     80041440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 1296792.482231283793                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 641355909.017071723938                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 10826.653376699029                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 413563723.452067315578                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 1202.961486299892                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 413593797.489224851131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 1202.961486299892                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 413560114.567608416080                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 3608.884458899677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 413590188.604765951633                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 3608.884458899677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 413546881.991259157658                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 413587782.681793332100                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 8420.730404099246                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 413540867.183827638626                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1504480775.437244415283                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         2156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data      1066312                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       687576                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       687626                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       687570                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       687620                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       687548                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       687616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       687538                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      2501314                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     88512498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  60898299198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       609500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  44266633381                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  44685142867                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst        95000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  44323664830                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data  44311823179                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst       229000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data  44254408609                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data  44298809650                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst       597998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data  44220211799                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1116119549144                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     41054.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     57111.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     33861.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     64380.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     64984.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     47500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     64464.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     64442.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     38166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     64365.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     64423.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     42714.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     64316.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    446213.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        68992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     34121984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     22002432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     22004032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     22002240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data     22003840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data     22001536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data     22003712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data     22001216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     188211520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        68992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        70528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     80042048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     80042048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst         1078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       533156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       343788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       343813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       343785                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data       343810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data       343774                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data       343808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data       343769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2940805                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1250657                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1250657                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst      1296792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    641366134                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        10827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    413563723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst         1203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    413593797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         1203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    413560115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst         3609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    413590189                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst         3609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    413546882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    413587783                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst         8421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    413540867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       3537675154                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst      1296792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        10827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst         1203                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         1203                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst         3609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst         3609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst         8421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      1325664                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1504492204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1504492204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1504492204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst      1296792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    641366134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        10827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    413563723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst         1203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    413593797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         1203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    413560115                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst         3609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    413590189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst         3609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    413546882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    413587783                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst         8421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    413540867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      5042167357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             5881593                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            2501295                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       367722                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       367340                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       367446                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       367502                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       367332                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       367166                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       367418                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       367380                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       367432                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       367404                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       368003                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       368028                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       367636                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       367620                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       367908                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       368256                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       156314                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       156182                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       156292                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       156294                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       156232                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       156162                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       156226                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       156232                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       156282                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       156276                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       156489                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       156500                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       156284                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       156206                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       156470                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       156854                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           253717445509                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          11763186000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      371349305509                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               43137.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          63137.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2937318                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1781382                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          71.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3664188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    73.209239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.074765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    33.727301                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        57261      1.56%      1.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      3295975     89.95%     91.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       155337      4.24%     95.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255       118361      3.23%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        35468      0.97%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383         1486      0.04%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447          144      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511           68      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575           88      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3664188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            188210976                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          80041440                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            3537.664929                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1504.480775                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  31.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              22.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              9.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   9263623860                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3011800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  40926611890                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505007                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501588                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3334703                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               191                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376876                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376876                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505007                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      8800601                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      8799647                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17600248                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17600248                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    268288576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    268253568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536542144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536542144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              190                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5882074                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5882074    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5882074                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy        11751782390                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy        11750890967                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29631622329                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11718368                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5842661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3510200                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003749                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2230                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6720727                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              295                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             295                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2377618                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2377618                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3352                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3506849                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7676                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      3204431                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          288                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      2062753                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          155                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      2062444                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          155                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      2062447                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          159                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      2062437                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          159                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      2062458                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          151                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      2062412                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          156                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      2062428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17650709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       316160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     88506240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     64016384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     64010176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     64009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     64009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     64009984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     64008896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     64009344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536935872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5852224                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160267136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          13140632                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002616                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.082772                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                13115703     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22494      0.17%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     474      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     287      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     285      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     287      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     300      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     718      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      82      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              10                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            13140632                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  53202035750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         5687247460                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2053209                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         801689930                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            65876                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        515964363                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            67397                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        515960369                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            67151                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        515965893                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            65149                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        515958340                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            62938                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        515958824                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            114397                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         516050575                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             68372                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         515962624                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      14759140                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      7468154                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        11197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           13718                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        13373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          345                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
