# RTL_Design with Test Bench to test the code at EDA PLAYground

AXI4 Slave Interface for RAM : https://www.edaplayground.com/x/K4kY

Multistage Counter : https://www.edaplayground.com/x/jMJr

Simple Cache Controller for Write Back Direct Mapped cache : https://www.edaplayground.com/x/8VvH
