{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682672998395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682672998395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:09:58 2023 " "Processing started: Fri Apr 28 16:09:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682672998395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682672998395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPICtrl -c SPICtrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPICtrl -c SPICtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682672998395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682672999015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682672999015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/spictrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/spictrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPICom-RTL " "Found design unit 1: SPICom-RTL" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010657 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPICom " "Found entity 1: SPICom" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rdaddrlst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/rdaddrlst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdAddrLst-RTL " "Found design unit 1: RdAddrLst-RTL" {  } { { "hdl/RdAddrLst.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/RdAddrLst.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010657 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdAddrLst " "Found entity 1: RdAddrLst" {  } { { "hdl/RdAddrLst.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/RdAddrLst.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/portmapmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/portmapmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortMapModule-RTL " "Found design unit 1: PortMapModule-RTL" {  } { { "hdl/PortMapModule.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/PortMapModule.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010667 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortMapModule " "Found entity 1: PortMapModule" {  } { { "hdl/PortMapModule.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/PortMapModule.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682673010667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PortMapModule " "Elaborating entity \"PortMapModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682673010707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPICom SPICom:u_SPICOM " "Elaborating entity \"SPICom\" for hierarchy \"SPICom:u_SPICOM\"" {  } { { "hdl/PortMapModule.vhd" "u_SPICOM" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/PortMapModule.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rSClk SPICtrl.vhd(213) " "VHDL Process Statement warning at SPICtrl.vhd(213): signal \"rSClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RstB SPICtrl.vhd(214) " "VHDL Process Statement warning at SPICtrl.vhd(214): signal \"RstB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rState SPICtrl.vhd(217) " "VHDL Process Statement warning at SPICtrl.vhd(217): signal \"rState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rData SPICtrl.vhd(218) " "VHDL Process Statement warning at SPICtrl.vhd(218): signal \"rData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rMOSI SPICtrl.vhd(211) " "VHDL Process Statement warning at SPICtrl.vhd(211): inferring latch(es) for signal or variable \"rMOSI\", which holds its previous value in one or more paths through the process" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rSClk SPICtrl.vhd(229) " "VHDL Process Statement warning at SPICtrl.vhd(229): signal \"rSClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MISO SPICtrl.vhd(230) " "VHDL Process Statement warning at SPICtrl.vhd(230): signal \"MISO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rMISO SPICtrl.vhd(227) " "VHDL Process Statement warning at SPICtrl.vhd(227): inferring latch(es) for signal or variable \"rMISO\", which holds its previous value in one or more paths through the process" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 227 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rSClk SPICtrl.vhd(236) " "VHDL Process Statement warning at SPICtrl.vhd(236): signal \"rSClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RstB SPICtrl.vhd(237) " "VHDL Process Statement warning at SPICtrl.vhd(237): signal \"RstB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rState SPICtrl.vhd(240) " "VHDL Process Statement warning at SPICtrl.vhd(240): signal \"rState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rRdWr SPICtrl.vhd(241) " "VHDL Process Statement warning at SPICtrl.vhd(241): signal \"rRdWr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rMISO SPICtrl.vhd(242) " "VHDL Process Statement warning at SPICtrl.vhd(242): signal \"rMISO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rRdData SPICtrl.vhd(243) " "VHDL Process Statement warning at SPICtrl.vhd(243): signal \"rRdData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rRdData SPICtrl.vhd(234) " "VHDL Process Statement warning at SPICtrl.vhd(234): inferring latch(es) for signal or variable \"rRdData\", which holds its previous value in one or more paths through the process" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rSClk SPICtrl.vhd(256) " "VHDL Process Statement warning at SPICtrl.vhd(256): signal \"rSClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RstB SPICtrl.vhd(257) " "VHDL Process Statement warning at SPICtrl.vhd(257): signal \"RstB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rState SPICtrl.vhd(260) " "VHDL Process Statement warning at SPICtrl.vhd(260): signal \"rState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rRdWr SPICtrl.vhd(261) " "VHDL Process Statement warning at SPICtrl.vhd(261): signal \"rRdWr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rRdDataEn SPICtrl.vhd(254) " "VHDL Process Statement warning at SPICtrl.vhd(254): inferring latch(es) for signal or variable \"rRdDataEn\", which holds its previous value in one or more paths through the process" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdDataEn SPICtrl.vhd(254) " "Inferred latch for \"rRdDataEn\" at SPICtrl.vhd(254)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[0\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[0\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[1\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[1\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[2\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[2\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[3\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[3\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[4\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[4\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[5\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[5\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[6\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[6\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[7\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[7\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[8\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[8\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[9\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[9\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[10\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[10\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[11\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[11\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[12\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[12\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[13\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[13\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[14\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[14\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRdData\[15\] SPICtrl.vhd(234) " "Inferred latch for \"rRdData\[15\]\" at SPICtrl.vhd(234)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rMISO SPICtrl.vhd(227) " "Inferred latch for \"rMISO\" at SPICtrl.vhd(227)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rMOSI SPICtrl.vhd(211) " "Inferred latch for \"rMOSI\" at SPICtrl.vhd(211)" {  } { { "hdl/SPICtrl.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/SPICtrl.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 "|PortMapModule|SPICom:u_SPICOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdAddrLst RdAddrLst:u_RdAddrLst " "Elaborating entity \"RdAddrLst\" for hierarchy \"RdAddrLst:u_RdAddrLst\"" {  } { { "hdl/PortMapModule.vhd" "u_RdAddrLst" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/PortMapModule.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682673010727 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682673011127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682673011204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682673011337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682673011337 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp " "No output dependent on input pin \"Temp\"" {  } { { "hdl/PortMapModule.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/Me/SPI/hdl/PortMapModule.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682673011364 "|PortMapModule|Temp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682673011364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682673011364 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682673011364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682673011364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682673011384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:10:11 2023 " "Processing ended: Fri Apr 28 16:10:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682673011384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682673011384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682673011384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682673011384 ""}
