\doxysection{Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32l4xx\+\_\+hal\+\_\+pwr\+\_\+ex.h File Reference}
\hypertarget{stm32l4xx__hal__pwr__ex_8h}{}\label{stm32l4xx__hal__pwr__ex_8h}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_pwr\_ex.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_pwr\_ex.h}}


Header file of PWR HAL Extended module.  


{\ttfamily \#include "{}stm32l4xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_m_type_def}{PWR\+\_\+\+PVMType\+Def}}
\begin{DoxyCompactList}\small\item\em PWR PVM configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}~0x05
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0c718de5967a8d2cec63d0b5fe0b2ada}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0cd92601d07cf7594716c22a0aa3ba26}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga043f15e42e900b9609b0558f68ba4bb9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaef728b0a555c4f84d27367c34d993774}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667974055c71c7b08e3ac108aa038df}{PWR\+\_\+\+CR3\+\_\+\+EWUP5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaeb626f09f1270e2a23729dac3fd269d1}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga1216218e63be4edd833ba66170266903}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gacb7728048ff1fb42457c3b60cb5a8069}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaa53d4e6305c7d8aa72c851c8d2749fa9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga8e8488c6402a2b350ec77c1fb16bdf43}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667974055c71c7b08e3ac108aa038df}{PWR\+\_\+\+CR3\+\_\+\+EWUP5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga71106c9ef5fe0ce824983011cf5812db}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}$<$$<$\mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga2fa3e2360a56cd447dd49de0b075313f}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}$<$$<$\mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gad1b726fce8345126b6bd9a38cc93de1a}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}$<$$<$\mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga5345ca56a0983765d0d6a97c5a53d910}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eeb1e8d0f91ac9c298ba6adbb297744}{PWR\+\_\+\+CR4\+\_\+\+WP4}}$<$$<$\mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga602a80b3379fe10be146b365bd85fe01}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81b32ad6cd95dab9691cde2fa3462e5}{PWR\+\_\+\+CR4\+\_\+\+WP5}}$<$$<$\mbox{\hyperlink{group___p_w_r_ex___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667974055c71c7b08e3ac108aa038df}{PWR\+\_\+\+CR3\+\_\+\+EWUP5}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___type_ga9690d421376ae26081cb09a9cca14d29}{PWR\+\_\+\+PVM\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80af65fcb8afdaf6bbe6c2effabbac8c}{PWR\+\_\+\+CR2\+\_\+\+PVME3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___type_gae463ebfbf26b923dab5599424adefd87}{PWR\+\_\+\+PVM\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc43a7ec26ef48575ec9bc3b5ca80780}{PWR\+\_\+\+CR2\+\_\+\+PVME4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_gad8229b40226586fb6ed0c5ed03e13192}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+NORMAL}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_ga14319471a3942f3366d75ac95016e2c8}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}}~((uint32\+\_\+t)0x00010001)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_ga2fbc393dcad6eff93dbcc760c7105120}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00010002)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_ga7f8bbfa985e2e882aed920ef1c8aeab6}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00010003)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_ga7c3d9d5cd70ca547f2ae2fce71a11946}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}}~((uint32\+\_\+t)0x00020001)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_ga42335bcf1f82a11d860ed81021fbacf5}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00020002)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___mode_gad3c21712da2fda2f964ee16366e88cb2}{PWR\+\_\+\+PVM\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}}~((uint32\+\_\+t)0x00020003)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___v_b_a_t___battery___charging___selection_ga27d3d5ee9e0fc78ecac6e41498a37916}{PWR\+\_\+\+BATTERY\+\_\+\+CHARGING\+\_\+\+RESISTOR\+\_\+5}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___v_b_a_t___battery___charging___selection_gacebb57480a111beaf8ca05f014cbd096}{PWR\+\_\+\+BATTERY\+\_\+\+CHARGING\+\_\+\+RESISTOR\+\_\+1\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\+\_\+\+CR4\+\_\+\+VBRS}}
\item 
\#define {\bfseries PWR\+\_\+\+BATTERY\+\_\+\+CHARGING\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries PWR\+\_\+\+BATTERY\+\_\+\+CHARGING\+\_\+\+ENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\+\_\+\+CR4\+\_\+\+VBE}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga1fa6087f4fa74f3b65462710a0e959ca}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169c59fcd30cd6255743d076f51e6332}{PWR\+\_\+\+PUCRA\+\_\+\+PA0}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gaf2023d0967581927b0859e13d1a299f0}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247c10f6a0573e1ac870a1a4de58ecc3}{PWR\+\_\+\+PUCRA\+\_\+\+PA1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga96bbf59d35b1db690af6a5dc68544740}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dea15b84bf7b96f70e3ff1b47f5637}{PWR\+\_\+\+PUCRA\+\_\+\+PA2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gaa656ee12dbb621b2263a8a4573725975}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac091a74842ea29ed914029a65058702d}{PWR\+\_\+\+PUCRA\+\_\+\+PA3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga46c681a84ba69e0ec01eb1989f4aa655}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a7945818e176f22294889671cefcc5}{PWR\+\_\+\+PUCRA\+\_\+\+PA4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga72b3082415af11419cc44cbc93a686fa}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a21e0d55ef3b7c9e4b7904a51ee4e4}{PWR\+\_\+\+PUCRA\+\_\+\+PA5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gad62d178535498ea4cebdfbcb55138a98}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a03fc634507c4acd78f5a3d862e682a}{PWR\+\_\+\+PUCRA\+\_\+\+PA6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga6dd617d5f95dd04ab5aa28833ccf38e6}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5bae0e836f9dced965b9ea5be7efb}{PWR\+\_\+\+PUCRA\+\_\+\+PA7}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gae1a99549c3ee84422febc7c0f89c1439}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a388db394ce5118cbcc6f51d63b7aa2}{PWR\+\_\+\+PUCRA\+\_\+\+PA8}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gafa5d2bc0805d660550ef54dd2f4dd60b}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c73bae1a8797e0b0bb20840bbacb96}{PWR\+\_\+\+PUCRA\+\_\+\+PA9}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gad6dec1b7d168b59c1701e3dc01abfec4}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc170ec9f694d2e53e4185386539ab9}{PWR\+\_\+\+PUCRA\+\_\+\+PA10}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga652acbecfc801fe6e6e32b23abaad253}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d18f1f2f4dae41593a9485bfa94d3c}{PWR\+\_\+\+PUCRA\+\_\+\+PA11}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga7b9a90b33ac29fe6b89aa2faf1442316}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ea01deb040e636ed39d21098f25d4e}{PWR\+\_\+\+PUCRA\+\_\+\+PA12}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_ga18b050531d8313a5c33100662cc7dfd8}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea0cce66170e2ccf02106afb53d1be1}{PWR\+\_\+\+PUCRA\+\_\+\+PA13}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gad479628a265d0bfcaaf854a53eefd4bf}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64428d4a9dab9efce521cd7d923af64}{PWR\+\_\+\+PDCRA\+\_\+\+PA14}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___bit___number_gac6c1915f32e6234822682795bc691e68}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3dcecac6d5bf3fb594f4842d6b97d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA15}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga89e70f23992ce82aed435254a3a2436a}{PWR\+\_\+\+GPIO\+\_\+A}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga56dd775ffa87ae1e07b84ff963b6f723}{PWR\+\_\+\+GPIO\+\_\+B}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_gaffb175dc1b426b66fc8334298dedfb2d}{PWR\+\_\+\+GPIO\+\_\+C}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga10094103008af7d266d57f501f795d75}{PWR\+\_\+\+GPIO\+\_\+H}}~0x00000007U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e_ga26d9b5633a2f47978a01773324b23383}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVM3}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e_ga8ccd5ac93956ce3bf55ee36acfa9bff0}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVM4}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e_ga5b97b250055736a3c1eeddbbc569cbc5}{PWR\+\_\+\+EVENT\+\_\+\+LINE\+\_\+\+PVM3}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e_ga47e50d282874e86ad98ec3cf3df40b75}{PWR\+\_\+\+EVENT\+\_\+\+LINE\+\_\+\+PVM4}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_gaa3527e755c08ac2b2d95edd7adc4ee70}{PWR\+\_\+\+FLAG\+\_\+\+WUF1}}~((uint32\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga6be7514eb20788bbd92e78eed13c551c}{PWR\+\_\+\+FLAG\+\_\+\+WUF2}}~((uint32\+\_\+t)0x0021)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga76716079ff7849bddcbbe8f429d70db3}{PWR\+\_\+\+FLAG\+\_\+\+WUF3}}~((uint32\+\_\+t)0x0022)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_gad406114253e536be4850a82229988d9c}{PWR\+\_\+\+FLAG\+\_\+\+WUF4}}~((uint32\+\_\+t)0x0023)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_gafc27b8a8062b22eb570af0cbce49c452}{PWR\+\_\+\+FLAG\+\_\+\+WUF5}}~((uint32\+\_\+t)0x0024)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga2d06760a5769e729b06d41e37036d58e}{PWR\+\_\+\+FLAG\+\_\+\+WU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}}~((uint32\+\_\+t)0x0028)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga6be01d28369a777d1d372baa9ed5b488}{PWR\+\_\+\+FLAG\+\_\+\+WUFI}}~((uint32\+\_\+t)0x002F)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga83a0e30086ec21630b8a175ae48a2672}{PWR\+\_\+\+FLAG\+\_\+\+REGLPS}}~((uint32\+\_\+t)0x0048)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga8ed9097fdb76809257ecc0e398a2904f}{PWR\+\_\+\+FLAG\+\_\+\+REGLPF}}~((uint32\+\_\+t)0x0049)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_gadad469c6c3a277918f869cd20613b3a9}{PWR\+\_\+\+FLAG\+\_\+\+VOSF}}~((uint32\+\_\+t)0x004A)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{PWR\+\_\+\+FLAG\+\_\+\+PVDO}}~((uint32\+\_\+t)0x004B)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga383cf87db3c18c7e15cf048ecc4a329e}{PWR\+\_\+\+FLAG\+\_\+\+PVMO3}}~((uint32\+\_\+t)0x004E)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___flag_ga9f34874ebc6cb71933e0b845f0c001e3}{PWR\+\_\+\+FLAG\+\_\+\+PVMO4}}~((uint32\+\_\+t)0x004F)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___s_r_a_m2___retention_ga8ecc91e461988ad8f8ae2ee24fd24dd0}{PWR\+\_\+\+NO\+\_\+\+SRAM2\+\_\+\+RETENTION}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___s_r_a_m2___retention_ga2757303d82242bf4b8980ac80cf9c53c}{PWR\+\_\+\+FULL\+\_\+\+SRAM2\+\_\+\+RETENTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\+\_\+\+CR3\+\_\+\+RRS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gab3b372913143c1f67eb2e0329d1d72a2}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM3 Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga8c2594b9089a0b878aa7dfdf7b84e8db}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM3 Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga891a484cd03153eaf3a0fe3e49f8b624}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM3 Event Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga08575b1941c0e2ef17565ba079b3281a}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM3 Event Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga63d7fb72a47f5f94884b19d244d024e7}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM3 Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gaac446f9119998abbf6d6c727e69229ee}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM3 Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gae3ee5db9130faf21f6902a2f0e11ba62}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM3 Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga4c997b83049e40ba993babdc40f70154}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM3 Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga68b1a9fd384a820743fa60be3053f096}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em PVM3 EXTI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga7b05eac4fa0417770c1820d3d4746e05}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM3 Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga9c71f477b883e0a718c820fe8091ec5d}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}}()
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga694cca021af0cb428a962525e773bb02}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}()
\begin{DoxyCompactList}\small\item\em Check whether the specified PVM3 EXTI interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga372d2bbe37a6db92ba6834ea7ceda508}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM3\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}()
\begin{DoxyCompactList}\small\item\em Clear the PVM3 EXTI flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gab9ef491a6fee177f80c2897ee9fcfebd}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM4 Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga90eaff0505ff5426e91c6da409003c48}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM4 Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga8071f9b0be3e31a595d5fa9bc79ae8ea}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM4 Event Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga366d089fba835e36ab2b63e3e2937f67}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM4 Event Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga1006b63faced8d97b6d6ff63fd3deb0a}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM4 Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga4c056fdc7624a7c874a882573cbc7b39}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM4 Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga6720f47eeb45c70c8a39ecec26a6e9ad}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Enable the PVM4 Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga473582e13c86d38a39e9cd6dc2c4c5b4}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM4 Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gade33785676616e8f63472aac9541f925}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em PVM4 EXTI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga36e273e5425aabf653f41988d8cd36b8}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()
\begin{DoxyCompactList}\small\item\em Disable the PVM4 Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gac123dfff6c27152b702ef52853c28a5a}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}}()
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_gad1f27f35afc941872e7993ced2e518ae}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}()
\begin{DoxyCompactList}\small\item\em Check whether or not the specified PVM4 EXTI interrupt flag is set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga9fe2ad7ccd970e4bbaa4780e10e596b9}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM4\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}()
\begin{DoxyCompactList}\small\item\em Clear the PVM4 EXTI flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macros_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}}(PIN)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga5b2a8b140093af19e61dc7bef31cd2f9}{IS\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga35f3636d8fff27feb210e9860076ef2f}{IS\+\_\+\+PWR\+\_\+\+VOLTAGE\+\_\+\+SCALING\+\_\+\+RANGE}}(RANGE)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga3fa01a4ed0f3f68986664d2b117b3640}{IS\+\_\+\+PWR\+\_\+\+BATTERY\+\_\+\+RESISTOR\+\_\+\+SELECT}}(RESISTOR)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga195caa7e530c7c937bb0b7e5f0049b44}{IS\+\_\+\+PWR\+\_\+\+BATTERY\+\_\+\+CHARGING}}(CHARGING)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga6d03ede8c3b6a365694f254f790fbe72}{IS\+\_\+\+PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+\+NUMBER}}(BIT\+\_\+\+NUMBER)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___private___macros_ga6115c00bc2283929b4aa710651bd6760}{IS\+\_\+\+PWR\+\_\+\+SRAM2\+\_\+\+RETENTION}}(SRAM2)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Get\+Voltage\+Range} (void)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Control\+Voltage\+Scaling} (uint32\+\_\+t Voltage\+Scaling)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Battery\+Charging} (uint32\+\_\+t Resistor\+Selection)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Battery\+Charging} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Internal\+Wake\+Up\+Line} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Internal\+Wake\+Up\+Line} (void)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+GPIOPull\+Up} (uint32\+\_\+t GPIO, uint32\+\_\+t GPIONumber)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+GPIOPull\+Up} (uint32\+\_\+t GPIO, uint32\+\_\+t GPIONumber)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+GPIOPull\+Down} (uint32\+\_\+t GPIO, uint32\+\_\+t GPIONumber)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+GPIOPull\+Down} (uint32\+\_\+t GPIO, uint32\+\_\+t GPIONumber)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Pull\+Up\+Pull\+Down\+Config} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Pull\+Up\+Pull\+Down\+Config} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+SRAM2\+Content\+Retention} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+SRAM2\+Content\+Retention} (void)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Set\+SRAM2\+Content\+Retention} (uint32\+\_\+t SRAM2\+Size)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM3} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM3} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM4} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM4} (void)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Config\+PVM} (\mbox{\hyperlink{struct_p_w_r___p_v_m_type_def}{PWR\+\_\+\+PVMType\+Def}} \texorpdfstring{$\ast$}{*}s\+Config\+PVM)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enable\+Low\+Power\+Run\+Mode} (void)
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Disable\+Low\+Power\+Run\+Mode} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enter\+STOP0\+Mode} (uint8\+\_\+t STOPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enter\+STOP1\+Mode} (uint8\+\_\+t STOPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enter\+STOP2\+Mode} (uint8\+\_\+t STOPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+Enter\+SHUTDOWNMode} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+PVD\+\_\+\+PVM\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+PVM3\+Callback} (void)
\item 
void {\bfseries HAL\+\_\+\+PWREx\+\_\+\+PVM4\+Callback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 