

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 19:14:05 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|    19.295|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5048|  5048|  5048|  5048|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_bin_conv_fu_373  |bin_conv  |  228|  228|  228|  228|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |    64|    64|         2|          1|          1|    64|    yes   |
        |- LOOP_WT_I    |  4682|  4682|         2|          1|          1|  4682|    yes   |
        |- LOOP_KH_I    |    64|    64|         2|          1|          1|    64|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    433|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      1|   3782|  54032|    0|
|Memory           |       50|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    305|    -|
|Register         |        -|      -|    183|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       50|      1|   3965|  54770|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       18|   ~0  |      4|    133|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+------+-------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------+----------+---------+-------+------+-------+-----+
    |grp_bin_conv_fu_373  |bin_conv  |        0|      1|  3782|  54032|    0|
    +---------------------+----------+---------+-------+------+-------+-----+
    |Total                |          |        0|      1|  3782|  54032|    0|
    +---------------------+----------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |dmem_V_U    |top_dmem_V    |       16|  0|   0|    0|  4096|   64|     1|       262144|
    |kh_mem_V_U  |top_kh_mem_V  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |wt_mem_V_U  |top_wt_mem_V  |       32|  0|   0|    0|  4682|   64|     1|       299648|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |              |       50|  0|   0|    0|  8842|  192|     3|       565888|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_686_p2        |     +    |      0|  0|  20|          13|          13|
    |add_ln180_2_fu_550_p2        |     +    |      0|  0|  14|          14|          14|
    |add_ln180_fu_569_p2          |     +    |      0|  0|  14|          14|          14|
    |add_ln700_fu_775_p2          |     +    |      0|  0|  23|           1|          16|
    |i_V_1_fu_707_p2              |     +    |      0|  0|  15|           7|           1|
    |i_V_2_fu_485_p2              |     +    |      0|  0|  15|           7|           1|
    |i_V_fu_654_p2                |     +    |      0|  0|  20|          13|           1|
    |img_idx_V_fu_591_p2          |     +    |      0|  0|  23|          16|           1|
    |img_off_V_fu_580_p2          |     +    |      0|  0|  17|          10|           1|
    |ap_condition_745             |    and   |      0|  0|   6|           1|           1|
    |t_V_fu_421_p2                |    and   |      0|  0|   6|           1|           1|
    |icmp_ln879_1_fu_473_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_586_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_fu_463_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_1_fu_648_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln887_2_fu_701_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_479_p2         |   icmp   |      0|  0|  11|           7|           8|
    |or_ln879_fu_723_p2           |    or    |      0|  0|   6|           1|           1|
    |nc_V_fu_760_p3               |  select  |      0|  0|  16|           1|          16|
    |select_ln180_fu_678_p3       |  select  |      0|  0|  12|           1|          12|
    |select_ln700_fu_768_p3       |  select  |      0|  0|   3|           1|           3|
    |select_ln827_1_fu_605_p3     |  select  |      0|  0|  10|           1|           1|
    |select_ln827_fu_597_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln879_fu_752_p3       |  select  |      0|  0|  16|           1|          16|
    |t_V_1_fu_427_p3              |  select  |      0|  0|  16|           1|           1|
    |r_V_fu_537_p2                |    shl   |      0|  0|  35|          16|          16|
    |words_per_image_V_fu_457_p2  |    shl   |      0|  0|  12|           1|           5|
    |ap_enable_pp0                |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1                |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp2                |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1      |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1      |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp2_iter1      |    xor   |      0|  0|   6|           2|           1|
    |p_Result_s_fu_403_p2         |    xor   |      0|  0|   6|           1|           2|
    |r_V_2_fu_435_p2              |    xor   |      0|  0|   6|           1|           2|
    |xor_ln879_fu_718_p2          |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 433|         175|         207|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |dmem_V_address0          |  33|          6|   12|         72|
    |dmem_V_ce0               |  15|          3|    1|          3|
    |dmem_V_ce1               |   9|          2|    1|          2|
    |dmem_V_d0                |  15|          3|   64|        192|
    |dmem_V_we0               |  15|          3|    1|          3|
    |dmem_i_V_address0        |  21|          4|   11|         44|
    |kh_mem_V_address0        |  15|          3|    6|         18|
    |p_0214_0_reg_340         |   9|          2|    7|         14|
    |p_0474_0_reg_351         |   9|          2|   13|         26|
    |p_0582_0_reg_362         |   9|          2|    7|         14|
    |p_0730_0_reg_318         |   9|          2|   16|         32|
    |p_0886_0_reg_329         |   9|          2|   10|         20|
    |wt_mem_V_address0        |  15|          3|   13|         39|
    |wt_mem_V_ce0             |  15|          3|    1|          3|
    |wt_mem_V_ce1             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 305|         63|  168|        505|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_936               |  13|   0|   13|          0|
    |add_ln180_reg_907                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |grp_bin_conv_fu_373_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln879_1_reg_869              |   1|   0|    1|          0|
    |icmp_ln879_reg_860                |   1|   0|    1|          0|
    |icmp_ln887_1_reg_927              |   1|   0|    1|          0|
    |icmp_ln887_2_reg_946              |   1|   0|    1|          0|
    |kh_index_V                        |   2|   0|    2|          0|
    |nc_V_reg_965                      |  16|   0|   16|          0|
    |o_index_V                         |  16|   0|   16|          0|
    |p_0214_0_reg_340                  |   7|   0|    7|          0|
    |p_0474_0_reg_351                  |  13|   0|   13|          0|
    |p_0582_0_reg_362                  |   7|   0|    7|          0|
    |p_0730_0_reg_318                  |  16|   0|   16|          0|
    |p_0886_0_reg_329                  |  10|   0|   10|          0|
    |r_V_2_reg_849                     |   1|   0|    1|          0|
    |ret_V_3_reg_887                   |   6|   0|    6|          0|
    |ret_V_5_reg_882                   |   1|   0|    1|          0|
    |ret_V_6_reg_892                   |   6|   0|    6|          0|
    |t_V_1_reg_843                     |  16|   0|   16|          0|
    |t_V_reg_837                       |   1|   0|    1|          0|
    |trunc_ln792_reg_827               |   1|   0|    1|          0|
    |trunc_ln880_reg_832               |   1|   0|    1|          0|
    |zext_ln544_4_reg_955              |   7|   0|   64|         57|
    |zext_ln812_reg_855                |   2|   0|   16|         14|
    |zext_ln879_reg_864                |   5|   0|   10|          5|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|   0|  259|         76|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_address0    | out |   13|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_ce0         | out |    1|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_q0          |  in |   64|  ap_memory |     wt_i_V     |     array    |
|kh_i_V_address0    | out |    6|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_ce0         | out |    1|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_q0          |  in |   64|  ap_memory |     kh_i_V     |     array    |
|dmem_i_V_address0  | out |   11|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_ce0       | out |    1|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_q0        |  in |   64|  ap_memory |    dmem_i_V    |     array    |
|dmem_o_V_address0  | out |    7|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_ce0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_we0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_d0        | out |   64|  ap_memory |    dmem_o_V    |     array    |
|n_inputs_V         |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V        |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V      |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V     |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V       |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V        |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V       |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V        |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !878"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !884"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !890"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !896"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !902"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !908"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !912"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !916"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !920"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !924"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !928"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !932"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:766]   --->   Operation 27 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:766]   --->   Operation 28 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:766]   --->   Operation 29 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:766]   --->   Operation 30 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:766]   --->   Operation 31 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:777]   --->   Operation 33 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:801]   --->   Operation 34 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:801]   --->   Operation 35 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kh_index_V_load = load i2* @kh_index_V, align 1" [cpp/accel/Accel.cpp:805]   --->   Operation 36 'load' 'kh_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln880 = trunc i2 %kh_index_V_load to i1" [cpp/accel/Accel.cpp:880]   --->   Operation 37 'trunc' 'trunc_ln880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:880]   --->   Operation 38 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln880, %p_Result_s" [cpp/accel/Accel.cpp:801]   --->   Operation 39 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:801]   --->   Operation 40 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:809]   --->   Operation 41 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:812]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln812 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:812]   --->   Operation 43 'zext' 'zext_ln812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln812_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:812]   --->   Operation 44 'zext' 'zext_ln812_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln812_1" [cpp/accel/Accel.cpp:812]   --->   Operation 45 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:817]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:822]   --->   Operation 47 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:822]   --->   Operation 48 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:815]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0730_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln827, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:827]   --->   Operation 50 'phi' 'p_0730_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0886_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln827_1, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:827]   --->   Operation 51 'phi' 'p_0886_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0214_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %LOOP_DMEM_I_end ]"   --->   Operation 52 'phi' 'p_0214_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0214_0, -64" [cpp/accel/Accel.cpp:815]   --->   Operation 53 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 %p_0214_0, 1" [cpp/accel/Accel.cpp:815]   --->   Operation 55 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1400.preheader, label %LOOP_DMEM_I_begin" [cpp/accel/Accel.cpp:815]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_V_7 = trunc i16 %p_0730_0 to i1" [cpp/accel/Accel.cpp:815]   --->   Operation 57 'trunc' 'ret_V_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_5 = trunc i7 %p_0214_0 to i1" [cpp/accel/Accel.cpp:815]   --->   Operation 58 'trunc' 'ret_V_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_V_3 = trunc i7 %p_0214_0 to i6" [cpp/accel/Accel.cpp:815]   --->   Operation 59 'trunc' 'ret_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %1" [cpp/accel/Accel.cpp:817]   --->   Operation 60 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %2, label %3" [cpp/accel/Accel.cpp:822]   --->   Operation 61 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0214_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:825]   --->   Operation 62 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0214_0 to i64" [cpp/accel/Accel.cpp:825]   --->   Operation 63 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:825]   --->   Operation 64 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:825]   --->   Operation 65 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0214_0 to i64" [cpp/accel/Accel.cpp:823]   --->   Operation 66 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:823]   --->   Operation 67 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:823]   --->   Operation 68 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end"   --->   Operation 69 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0730_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:819]   --->   Operation 70 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_V_8 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:819]   --->   Operation 71 'zext' 'ret_V_8' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_8, %zext_ln812" [cpp/accel/Accel.cpp:820]   --->   Operation 72 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:820]   --->   Operation 73 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i10 %p_0886_0 to i14" [cpp/accel/Accel.cpp:820]   --->   Operation 74 'zext' 'zext_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180_2 = add i14 %trunc_ln180, %zext_ln180" [cpp/accel/Accel.cpp:820]   --->   Operation 75 'add' 'add_ln180_2' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %ret_V_7, i10 0)" [cpp/accel/Accel.cpp:820]   --->   Operation 76 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i12 %tmp_3 to i14" [cpp/accel/Accel.cpp:820]   --->   Operation 77 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln180_2, %zext_ln180_4" [cpp/accel/Accel.cpp:820]   --->   Operation 78 'add' 'add_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0214_0 to i64" [cpp/accel/Accel.cpp:820]   --->   Operation 79 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:820]   --->   Operation 80 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:820]   --->   Operation 81 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0886_0, 1" [cpp/accel/Accel.cpp:827]   --->   Operation 82 'add' 'img_off_V' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:827]   --->   Operation 83 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0730_0, 1" [cpp/accel/Accel.cpp:829]   --->   Operation 84 'add' 'img_idx_V' <Predicate = (!icmp_ln887)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.54ns)   --->   "%select_ln827 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0730_0" [cpp/accel/Accel.cpp:827]   --->   Operation 85 'select' 'select_ln827' <Predicate = (!icmp_ln887)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.45ns)   --->   "%select_ln827_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:827]   --->   Operation 86 'select' 'select_ln827_1' <Predicate = (!icmp_ln887)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str52) nounwind" [cpp/accel/Accel.cpp:815]   --->   Operation 87 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)" [cpp/accel/Accel.cpp:815]   --->   Operation 88 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [cpp/accel/Accel.cpp:816]   --->   Operation 89 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ret_V_4 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:825]   --->   Operation 90 'zext' 'ret_V_4' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_5, i3 0, i7 %ret_V_4)" [cpp/accel/Accel.cpp:825]   --->   Operation 91 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_5 to i64" [cpp/accel/Accel.cpp:825]   --->   Operation 92 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:825]   --->   Operation 93 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:825]   --->   Operation 94 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:825]   --->   Operation 95 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 96 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_3)" [cpp/accel/Accel.cpp:823]   --->   Operation 97 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_4 to i64" [cpp/accel/Accel.cpp:823]   --->   Operation 98 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:823]   --->   Operation 99 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:823]   --->   Operation 100 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:823]   --->   Operation 101 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %4" [cpp/accel/Accel.cpp:823]   --->   Operation 102 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:820]   --->   Operation 103 'zext' 'zext_ln180_5' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:820]   --->   Operation 104 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:820]   --->   Operation 105 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:820]   --->   Operation 106 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end" [cpp/accel/Accel.cpp:821]   --->   Operation 107 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp)" [cpp/accel/Accel.cpp:831]   --->   Operation 108 'specregionend' 'empty_20' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:815]   --->   Operation 109 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.06>
ST_4 : Operation 110 [1/1] (1.06ns)   --->   "br label %.preheader1400" [cpp/accel/Accel.cpp:835]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_0474_0 = phi i13 [ %i_V, %LOOP_WT_I ], [ 0, %.preheader1400.preheader ]"   --->   Operation 111 'phi' 'p_0474_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0474_0, -3510" [cpp/accel/Accel.cpp:835]   --->   Operation 112 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 113 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.45ns)   --->   "%i_V = add i13 %p_0474_0, 1" [cpp/accel/Accel.cpp:835]   --->   Operation 114 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %LOOP_WT_I" [cpp/accel/Accel.cpp:835]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%ret_V = trunc i13 %p_0474_0 to i1" [cpp/accel/Accel.cpp:835]   --->   Operation 116 'trunc' 'ret_V' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0474_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:837]   --->   Operation 117 'partselect' 'tmp_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_7 to i13" [cpp/accel/Accel.cpp:837]   --->   Operation 118 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:837]   --->   Operation 119 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %select_ln180, %zext_ln1372" [cpp/accel/Accel.cpp:837]   --->   Operation 120 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0474_0 to i64" [cpp/accel/Accel.cpp:837]   --->   Operation 121 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:837]   --->   Operation 122 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:837]   --->   Operation 123 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str53) nounwind" [cpp/accel/Accel.cpp:835]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str53)" [cpp/accel/Accel.cpp:835]   --->   Operation 125 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [cpp/accel/Accel.cpp:836]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:837]   --->   Operation 127 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_6" [cpp/accel/Accel.cpp:837]   --->   Operation 128 'getelementptr' 'wt_mem_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 129 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:837]   --->   Operation 129 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 130 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:837]   --->   Operation 130 'store' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str53, i32 %tmp_1)" [cpp/accel/Accel.cpp:838]   --->   Operation 131 'specregionend' 'empty_22' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader1400" [cpp/accel/Accel.cpp:835]   --->   Operation 132 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.06>
ST_7 : Operation 133 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:842]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.06>

State 8 <SV = 5> <Delay = 2.66>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%p_0582_0 = phi i7 [ %i_V_1, %LOOP_KH_I ], [ 0, %.preheader.preheader ]"   --->   Operation 134 'phi' 'p_0582_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0582_0, -64" [cpp/accel/Accel.cpp:842]   --->   Operation 135 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 136 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0582_0, 1" [cpp/accel/Accel.cpp:842]   --->   Operation 137 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %._crit_edge1418_ifconv, label %LOOP_KH_I" [cpp/accel/Accel.cpp:842]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0582_0 to i64" [cpp/accel/Accel.cpp:844]   --->   Operation 139 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:844]   --->   Operation 140 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 141 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 9 <SV = 6> <Delay = 5.32>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str54) nounwind" [cpp/accel/Accel.cpp:842]   --->   Operation 142 'specloopname' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str54)" [cpp/accel/Accel.cpp:842]   --->   Operation 143 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [cpp/accel/Accel.cpp:843]   --->   Operation 144 'specpipeline' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 145 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:844]   --->   Operation 146 'getelementptr' 'kh_mem_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 147 'store' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str54, i32 %tmp_2)" [cpp/accel/Accel.cpp:845]   --->   Operation 148 'specregionend' 'empty_24' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:842]   --->   Operation 149 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.66>
ST_10 : Operation 150 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:873]   --->   Operation 150 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 11 <SV = 7> <Delay = 8.19>
ST_11 : Operation 151 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:873]   --->   Operation 151 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln880, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:873]   --->   Operation 152 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:873]   --->   Operation 153 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:873]   --->   Operation 154 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:873]   --->   Operation 155 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:873]   --->   Operation 156 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:873]   --->   Operation 157 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:873]   --->   Operation 158 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 159 [2/2] (4.91ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:882]   --->   Operation 159 'call' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 160 [1/1] (0.62ns)   --->   "%select_ln700 = select i1 %t_V, i2 -2, i2 1" [cpp/accel/Accel.cpp:887]   --->   Operation 160 'select' 'select_ln700' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 1, %t_V_1" [cpp/accel/Accel.cpp:888]   --->   Operation 161 'add' 'add_ln700' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "store i16 %add_ln700, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:803]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "store i2 %select_ln700, i2* @kh_index_V, align 1" [cpp/accel/Accel.cpp:802]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:882]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 2.66>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:919]   --->   Operation 165 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_6 to i64" [cpp/accel/Accel.cpp:919]   --->   Operation 166 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:919]   --->   Operation 167 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:919]   --->   Operation 168 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 14 <SV = 10> <Delay = 5.32>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str57) nounwind" [cpp/accel/Accel.cpp:869]   --->   Operation 169 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:919]   --->   Operation 170 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_14 : Operation 171 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:916]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:926]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
norm_mode_V_read   (read             ) [ 001111111111100]
width_mode_V_read  (read             ) [ 001111111111100]
dmem_mode_V_read   (read             ) [ 001111111111100]
layer_mode_V_read  (read             ) [ 000000000000000]
dmem_o_V_addr      (getelementptr    ) [ 001111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000]
layer_type_V       (partselect       ) [ 000000000000000]
trunc_ln792        (trunc            ) [ 001111111111000]
p_Result_s         (xor              ) [ 000000000000000]
kh_index_V_load    (load             ) [ 000000000000000]
trunc_ln880        (trunc            ) [ 001111111111000]
o_index_V_load     (load             ) [ 000000000000000]
t_V                (and              ) [ 001111111111000]
t_V_1              (select           ) [ 001111111111100]
r_V_2              (xor              ) [ 001111111111110]
shl_ln             (bitconcatenate   ) [ 000000000000000]
zext_ln812         (zext             ) [ 001100000000000]
zext_ln812_1       (zext             ) [ 000000000000000]
words_per_image_V  (shl              ) [ 000000000000000]
icmp_ln879         (icmp             ) [ 001100000000000]
zext_ln879         (zext             ) [ 001100000000000]
icmp_ln879_1       (icmp             ) [ 001100000000000]
br_ln815           (br               ) [ 011100000000000]
p_0730_0           (phi              ) [ 001000000000000]
p_0886_0           (phi              ) [ 001000000000000]
p_0214_0           (phi              ) [ 001000000000000]
icmp_ln887         (icmp             ) [ 001100000000000]
empty              (speclooptripcount) [ 000000000000000]
i_V_2              (add              ) [ 011100000000000]
br_ln815           (br               ) [ 000000000000000]
ret_V_7            (trunc            ) [ 000000000000000]
ret_V_5            (trunc            ) [ 001100000000000]
ret_V_3            (trunc            ) [ 001100000000000]
br_ln817           (br               ) [ 000000000000000]
br_ln822           (br               ) [ 000000000000000]
ret_V_6            (partselect       ) [ 001100000000000]
zext_ln544_3       (zext             ) [ 000000000000000]
dmem_i_V_addr_2    (getelementptr    ) [ 001100000000000]
zext_ln544_2       (zext             ) [ 000000000000000]
dmem_i_V_addr_1    (getelementptr    ) [ 001100000000000]
br_ln0             (br               ) [ 000000000000000]
ret_V_9            (partselect       ) [ 000000000000000]
ret_V_8            (zext             ) [ 000000000000000]
r_V                (shl              ) [ 000000000000000]
trunc_ln180        (trunc            ) [ 000000000000000]
zext_ln180         (zext             ) [ 000000000000000]
add_ln180_2        (add              ) [ 000000000000000]
tmp_3              (bitconcatenate   ) [ 000000000000000]
zext_ln180_4       (zext             ) [ 000000000000000]
add_ln180          (add              ) [ 001100000000000]
zext_ln544         (zext             ) [ 000000000000000]
dmem_i_V_addr      (getelementptr    ) [ 001100000000000]
img_off_V          (add              ) [ 000000000000000]
icmp_ln879_2       (icmp             ) [ 000000000000000]
img_idx_V          (add              ) [ 000000000000000]
select_ln827       (select           ) [ 011100000000000]
select_ln827_1     (select           ) [ 011100000000000]
specloopname_ln815 (specloopname     ) [ 000000000000000]
tmp                (specregionbegin  ) [ 000000000000000]
specpipeline_ln816 (specpipeline     ) [ 000000000000000]
ret_V_4            (zext             ) [ 000000000000000]
tmp_5              (bitconcatenate   ) [ 000000000000000]
zext_ln180_2       (zext             ) [ 000000000000000]
dmem_V_addr_2      (getelementptr    ) [ 000000000000000]
dmem_i_V_load_2    (load             ) [ 000000000000000]
store_ln825        (store            ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
tmp_4              (bitconcatenate   ) [ 000000000000000]
zext_ln180_1       (zext             ) [ 000000000000000]
dmem_V_addr_1      (getelementptr    ) [ 000000000000000]
dmem_i_V_load_1    (load             ) [ 000000000000000]
store_ln823        (store            ) [ 000000000000000]
br_ln823           (br               ) [ 000000000000000]
zext_ln180_5       (zext             ) [ 000000000000000]
dmem_V_addr        (getelementptr    ) [ 000000000000000]
dmem_i_V_load      (load             ) [ 000000000000000]
store_ln820        (store            ) [ 000000000000000]
br_ln821           (br               ) [ 000000000000000]
empty_20           (specregionend    ) [ 000000000000000]
br_ln815           (br               ) [ 011100000000000]
br_ln835           (br               ) [ 000011100000000]
p_0474_0           (phi              ) [ 000001000000000]
icmp_ln887_1       (icmp             ) [ 000001100000000]
empty_21           (speclooptripcount) [ 000000000000000]
i_V                (add              ) [ 000011100000000]
br_ln835           (br               ) [ 000000000000000]
ret_V              (trunc            ) [ 000000000000000]
tmp_7              (partselect       ) [ 000000000000000]
zext_ln1372        (zext             ) [ 000000000000000]
select_ln180       (select           ) [ 000000000000000]
add_ln180_1        (add              ) [ 000001100000000]
zext_ln544_1       (zext             ) [ 000000000000000]
wt_i_V_addr        (getelementptr    ) [ 000001100000000]
specloopname_ln835 (specloopname     ) [ 000000000000000]
tmp_1              (specregionbegin  ) [ 000000000000000]
specpipeline_ln836 (specpipeline     ) [ 000000000000000]
zext_ln180_6       (zext             ) [ 000000000000000]
wt_mem_V_addr      (getelementptr    ) [ 000000000000000]
wt_i_V_load        (load             ) [ 000000000000000]
store_ln837        (store            ) [ 000000000000000]
empty_22           (specregionend    ) [ 000000000000000]
br_ln835           (br               ) [ 000011100000000]
br_ln842           (br               ) [ 000000011100000]
p_0582_0           (phi              ) [ 000000001000000]
icmp_ln887_2       (icmp             ) [ 000000001100000]
empty_23           (speclooptripcount) [ 000000000000000]
i_V_1              (add              ) [ 000000011100000]
br_ln842           (br               ) [ 000000000000000]
zext_ln544_4       (zext             ) [ 000000001100000]
kh_i_V_addr        (getelementptr    ) [ 000000001100000]
specloopname_ln842 (specloopname     ) [ 000000000000000]
tmp_2              (specregionbegin  ) [ 000000000000000]
specpipeline_ln843 (specpipeline     ) [ 000000000000000]
kh_i_V_load        (load             ) [ 000000000000000]
kh_mem_V_addr      (getelementptr    ) [ 000000000000000]
store_ln844        (store            ) [ 000000000000000]
empty_24           (specregionend    ) [ 000000000000000]
br_ln842           (br               ) [ 000000011100000]
kh_word_V          (load             ) [ 000000000000000]
xor_ln879          (xor              ) [ 000000000000000]
or_ln879           (or               ) [ 000000000000000]
tmp_V              (trunc            ) [ 000000000000000]
tmp_V_1            (partselect       ) [ 000000000000000]
tmp_V_2            (partselect       ) [ 000000000000000]
select_ln879       (select           ) [ 000000000000000]
nc_V               (select           ) [ 000000000000100]
select_ln700       (select           ) [ 000000000000000]
add_ln700          (add              ) [ 000000000000000]
store_ln803        (store            ) [ 000000000000000]
store_ln802        (store            ) [ 000000000000000]
call_ln882         (call             ) [ 000000000000000]
tmp_6              (bitconcatenate   ) [ 000000000000000]
zext_ln180_3       (zext             ) [ 000000000000000]
dmem_V_addr_3      (getelementptr    ) [ 000000000000001]
specloopname_ln869 (specloopname     ) [ 000000000000000]
dmem_V_load        (load             ) [ 000000000000000]
store_ln916        (store            ) [ 000000000000000]
ret_ln926          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outword_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="norm_mode_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="width_mode_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dmem_mode_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer_mode_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dmem_o_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dmem_i_V_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="dmem_i_V_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="dmem_i_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="dmem_V_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln825/3 store_ln823/3 store_ln820/3 dmem_V_load/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="dmem_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dmem_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="wt_i_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="13" slack="0"/>
<pin id="253" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="wt_mem_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln837_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln837/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kh_i_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="kh_mem_V_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="1"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln844/9 kh_word_V/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="dmem_V_addr_3_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="12" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/13 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln916_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="10"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln916/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_0730_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0730_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_0730_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0730_0/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_0886_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0886_0 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_0886_0_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="10" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0886_0/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="p_0214_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0214_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_0214_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0214_0/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_0474_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="1"/>
<pin id="353" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0474_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_0474_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0474_0/5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_0582_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0582_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_0582_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0582_0/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_bin_conv_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="0" index="3" bw="64" slack="0"/>
<pin id="378" dir="0" index="4" bw="1" slack="7"/>
<pin id="379" dir="0" index="5" bw="1" slack="7"/>
<pin id="380" dir="0" index="6" bw="16" slack="7"/>
<pin id="381" dir="0" index="7" bw="2" slack="7"/>
<pin id="382" dir="0" index="8" bw="2" slack="7"/>
<pin id="383" dir="0" index="9" bw="64" slack="0"/>
<pin id="384" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln882/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="layer_type_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="3" slack="0"/>
<pin id="394" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln792_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="kh_index_V_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_index_V_load/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln880_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln880/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="o_index_V_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="t_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="t_V_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="16" slack="0"/>
<pin id="431" dir="1" index="3" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln812_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln812/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln812_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln812_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="words_per_image_V_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln879_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln879_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln879_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln887_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="7" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_V_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="ret_V_7_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ret_V_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="ret_V_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ret_V_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="0" index="3" bw="4" slack="0"/>
<pin id="508" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln544_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln544_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ret_V_9_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="0" index="3" bw="5" slack="0"/>
<pin id="528" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="ret_V_8_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="r_V_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="15" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="1"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln180_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln180_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln180_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="0"/>
<pin id="552" dir="0" index="1" bw="10" slack="0"/>
<pin id="553" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="1"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="1" slack="0"/>
<pin id="561" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln180_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln180_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="0"/>
<pin id="571" dir="0" index="1" bw="12" slack="0"/>
<pin id="572" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln544_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="img_off_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln879_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="1"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="img_idx_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln827_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="0" index="2" bw="16" slack="0"/>
<pin id="601" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln827/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln827_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="10" slack="0"/>
<pin id="608" dir="0" index="2" bw="10" slack="0"/>
<pin id="609" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln827_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="ret_V_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="2"/>
<pin id="619" dir="0" index="2" bw="1" slack="1"/>
<pin id="620" dir="0" index="3" bw="1" slack="0"/>
<pin id="621" dir="0" index="4" bw="6" slack="0"/>
<pin id="622" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln180_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="2"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="1"/>
<pin id="636" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln180_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln180_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln887_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="i_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="ret_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="0"/>
<pin id="662" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="13" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="5" slack="0"/>
<pin id="669" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln1372_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln180_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="13" slack="0"/>
<pin id="681" dir="0" index="2" bw="13" slack="0"/>
<pin id="682" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln180_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln544_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln180_6_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln887_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="7" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="i_V_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln544_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln879_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="7"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="or_ln879_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="7"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_V_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_V_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="0" index="1" bw="64" slack="0"/>
<pin id="735" dir="0" index="2" bw="6" slack="0"/>
<pin id="736" dir="0" index="3" bw="6" slack="0"/>
<pin id="737" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_V_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln879_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="16" slack="0"/>
<pin id="756" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="nc_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="7"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="0" index="2" bw="16" slack="0"/>
<pin id="764" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln700_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="7"/>
<pin id="770" dir="0" index="1" bw="2" slack="0"/>
<pin id="771" dir="0" index="2" bw="2" slack="0"/>
<pin id="772" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln700_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="7"/>
<pin id="778" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/11 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln803_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="16" slack="0"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln803/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln802_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="2" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln802/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_6_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="12" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="9"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln180_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/13 "/>
</bind>
</comp>

<comp id="804" class="1005" name="norm_mode_V_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="7"/>
<pin id="806" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="width_mode_V_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="7"/>
<pin id="811" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="dmem_mode_V_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="dmem_o_V_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="10"/>
<pin id="824" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="dmem_o_V_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln792_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="7"/>
<pin id="829" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln792 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln880_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="7"/>
<pin id="834" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln880 "/>
</bind>
</comp>

<comp id="837" class="1005" name="t_V_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="7"/>
<pin id="839" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="843" class="1005" name="t_V_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="7"/>
<pin id="845" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="r_V_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="7"/>
<pin id="851" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="zext_ln812_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln812 "/>
</bind>
</comp>

<comp id="860" class="1005" name="icmp_ln879_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="864" class="1005" name="zext_ln879_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="1"/>
<pin id="866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln879_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln887_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="877" class="1005" name="i_V_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="ret_V_5_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="887" class="1005" name="ret_V_3_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="6" slack="1"/>
<pin id="889" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="892" class="1005" name="ret_V_6_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="1"/>
<pin id="894" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="897" class="1005" name="dmem_i_V_addr_2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="1"/>
<pin id="899" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="dmem_i_V_addr_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="11" slack="1"/>
<pin id="904" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="add_ln180_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="14" slack="1"/>
<pin id="909" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="912" class="1005" name="dmem_i_V_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="11" slack="1"/>
<pin id="914" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln827_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln827 "/>
</bind>
</comp>

<comp id="922" class="1005" name="select_ln827_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="0"/>
<pin id="924" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln827_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln887_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="i_V_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="13" slack="0"/>
<pin id="933" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln180_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="13" slack="1"/>
<pin id="938" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="wt_i_V_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="13" slack="1"/>
<pin id="943" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln887_2_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="i_V_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="0"/>
<pin id="952" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="zext_ln544_4_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="960" class="1005" name="kh_i_V_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="1"/>
<pin id="962" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="nc_V_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="970" class="1005" name="dmem_V_addr_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="1"/>
<pin id="972" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="197" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="256" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="283" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="136" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="317"><net_src comp="226" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="118" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="385"><net_src comp="148" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="373" pin=9"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="176" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="54" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="176" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="413" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="403" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="399" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="170" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="60" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="164" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="62" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="441" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="389" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="457" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="389" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="344" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="344" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="322" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="344" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="344" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="344" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="344" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="521"><net_src comp="344" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="322" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="52" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="333" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="90" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="491" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="568"><net_src comp="556" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="550" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="344" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="584"><net_src comp="333" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="92" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="322" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="94" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="586" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="322" pin="4"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="586" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="70" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="580" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="110" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="625"><net_src comp="613" pin="1"/><net_sink comp="616" pin=4"/></net>

<net id="629"><net_src comp="616" pin="5"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="637"><net_src comp="112" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="114" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="652"><net_src comp="355" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="355" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="124" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="355" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="670"><net_src comp="126" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="355" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="52" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="128" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="660" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="130" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="118" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="674" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="355" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="705"><net_src comp="366" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="74" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="366" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="80" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="366" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="722"><net_src comp="56" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="718" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="296" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="138" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="296" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="140" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="142" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="748"><net_src comp="138" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="296" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="144" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="146" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="757"><net_src comp="723" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="728" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="742" pin="4"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="732" pin="4"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="752" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="767"><net_src comp="760" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="773"><net_src comp="150" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="66" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="26" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="768" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="24" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="152" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="154" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="802"><net_src comp="792" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="807"><net_src comp="158" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="373" pin=8"/></net>

<net id="812"><net_src comp="164" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="373" pin=7"/></net>

<net id="817"><net_src comp="170" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="825"><net_src comp="182" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="830"><net_src comp="399" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="835"><net_src comp="413" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="840"><net_src comp="421" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="846"><net_src comp="427" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="373" pin=6"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="852"><net_src comp="435" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="858"><net_src comp="449" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="863"><net_src comp="463" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="469" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="872"><net_src comp="473" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="479" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="485" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="885"><net_src comp="495" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="890"><net_src comp="499" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="631" pin=3"/></net>

<net id="895"><net_src comp="503" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="900"><net_src comp="190" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="905"><net_src comp="203" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="910"><net_src comp="569" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="915"><net_src comp="211" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="920"><net_src comp="597" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="925"><net_src comp="605" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="930"><net_src comp="648" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="654" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="939"><net_src comp="686" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="944"><net_src comp="249" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="949"><net_src comp="701" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="707" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="958"><net_src comp="713" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="963"><net_src comp="276" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="968"><net_src comp="760" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="973"><net_src comp="304" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {14 }
	Port: kh_index_V | {11 }
	Port: o_index_V | {11 }
	Port: dmem_V | {3 11 12 }
	Port: wt_mem_V | {6 }
	Port: kh_mem_V | {9 }
	Port: outword_V | {11 12 }
 - Input state : 
	Port: top : wt_i_V | {5 6 }
	Port: top : kh_i_V | {8 9 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 }
	Port: top : o_index_V | {1 }
	Port: top : dmem_V | {11 12 13 14 }
	Port: top : wt_mem_V | {11 12 }
	Port: top : kh_mem_V | {10 11 }
	Port: top : outword_V | {11 12 }
  - Chain level:
	State 1
		p_Result_s : 1
		trunc_ln880 : 1
		t_V : 1
		t_V_1 : 1
		zext_ln812 : 1
		zext_ln812_1 : 1
		words_per_image_V : 2
		icmp_ln879 : 1
		zext_ln879 : 3
		icmp_ln879_1 : 1
	State 2
		icmp_ln887 : 1
		i_V_2 : 1
		br_ln815 : 2
		ret_V_7 : 1
		ret_V_5 : 1
		ret_V_3 : 1
		ret_V_6 : 1
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_9 : 1
		ret_V_8 : 2
		r_V : 3
		trunc_ln180 : 4
		zext_ln180 : 1
		add_ln180_2 : 5
		tmp_3 : 2
		zext_ln180_4 : 3
		add_ln180 : 6
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
		img_off_V : 1
		icmp_ln879_2 : 2
		img_idx_V : 1
		select_ln827 : 3
		select_ln827_1 : 3
	State 3
		tmp_5 : 1
		zext_ln180_2 : 2
		dmem_V_addr_2 : 3
		store_ln825 : 4
		zext_ln180_1 : 1
		dmem_V_addr_1 : 2
		store_ln823 : 3
		dmem_V_addr : 1
		store_ln820 : 2
		empty_20 : 1
	State 4
	State 5
		icmp_ln887_1 : 1
		i_V : 1
		br_ln835 : 2
		ret_V : 1
		tmp_7 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 6
		wt_mem_V_addr : 1
		store_ln837 : 2
		empty_22 : 1
	State 7
	State 8
		icmp_ln887_2 : 1
		i_V_1 : 1
		br_ln842 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 9
		store_ln844 : 1
		empty_24 : 1
	State 10
	State 11
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		nc_V : 1
		call_ln882 : 2
		store_ln803 : 1
		store_ln802 : 1
	State 12
	State 13
		zext_ln180_3 : 1
		dmem_V_addr_3 : 2
		dmem_V_load : 3
	State 14
		store_ln916 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_bin_conv_fu_373      |    0    |    1    | 167.948 |   6311  |  51520  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          i_V_2_fu_485         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln180_2_fu_550      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln180_fu_569       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        img_off_V_fu_580       |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |        img_idx_V_fu_591       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_fu_654          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln180_1_fu_686      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |          i_V_1_fu_707         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_fu_775       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          t_V_1_fu_427         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln827_fu_597      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |     select_ln827_1_fu_605     |    0    |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln180_fu_678      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      select_ln879_fu_752      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |          nc_V_fu_760          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln700_fu_768      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln879_fu_463       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln879_1_fu_473      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |       icmp_ln887_fu_479       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln879_2_fu_586      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_1_fu_648      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_2_fu_701      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    words_per_image_V_fu_457   |    0    |    0    |    0    |    0    |    10   |    0    |
|          |           r_V_fu_537          |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_s_fu_403       |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |          r_V_2_fu_435         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_718       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |           t_V_fu_421          |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |        or_ln879_fu_723        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |  norm_mode_V_read_read_fu_158 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | width_mode_V_read_read_fu_164 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  dmem_mode_V_read_read_fu_170 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | layer_mode_V_read_read_fu_176 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      layer_type_V_fu_389      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_503        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         ret_V_9_fu_523        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_664         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_732        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_742        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln792_fu_399      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln880_fu_413      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_7_fu_491        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         ret_V_5_fu_495        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_3_fu_499        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln180_fu_542      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_660         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_728         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |         shl_ln_fu_441         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_556         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_5_fu_616         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_631         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_792         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln812_fu_449       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln812_1_fu_453      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_fu_469       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_513      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_518      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_8_fu_533        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_fu_546       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_4_fu_565      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln544_fu_575       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_613        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_2_fu_626      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_639      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_5_fu_644      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1372_fu_674      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_692      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_6_fu_697      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_713      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_3_fu_799      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    1    | 167.948 |   6311  |  51907  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln180_1_reg_936   |   13   |
|    add_ln180_reg_907    |   14   |
|  dmem_V_addr_3_reg_970  |   12   |
| dmem_i_V_addr_1_reg_902 |   11   |
| dmem_i_V_addr_2_reg_897 |   11   |
|  dmem_i_V_addr_reg_912  |   11   |
| dmem_mode_V_read_reg_814|    1   |
|  dmem_o_V_addr_reg_822  |    7   |
|      i_V_1_reg_950      |    7   |
|      i_V_2_reg_877      |    7   |
|       i_V_reg_931       |   13   |
|   icmp_ln879_1_reg_869  |    1   |
|    icmp_ln879_reg_860   |    1   |
|   icmp_ln887_1_reg_927  |    1   |
|   icmp_ln887_2_reg_946  |    1   |
|    icmp_ln887_reg_873   |    1   |
|   kh_i_V_addr_reg_960   |    6   |
|       nc_V_reg_965      |   16   |
| norm_mode_V_read_reg_804|    2   |
|     p_0214_0_reg_340    |    7   |
|     p_0474_0_reg_351    |   13   |
|     p_0582_0_reg_362    |    7   |
|     p_0730_0_reg_318    |   16   |
|     p_0886_0_reg_329    |   10   |
|      r_V_2_reg_849      |    1   |
|     ret_V_3_reg_887     |    6   |
|     ret_V_5_reg_882     |    1   |
|     ret_V_6_reg_892     |    6   |
|  select_ln827_1_reg_922 |   10   |
|   select_ln827_reg_917  |   16   |
|      t_V_1_reg_843      |   16   |
|       t_V_reg_837       |    1   |
|   trunc_ln792_reg_827   |    1   |
|   trunc_ln880_reg_832   |    1   |
|width_mode_V_read_reg_809|    2   |
|   wt_i_V_addr_reg_941   |   13   |
|   zext_ln544_4_reg_955  |   64   |
|    zext_ln812_reg_855   |   16   |
|    zext_ln879_reg_864   |   10   |
+-------------------------+--------+
|          Total          |   353  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_197  |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_226  |  p0  |   5  |  12  |   60   ||    27   |
|  grp_access_fu_256  |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_283  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_296  |  p0  |   2  |   6  |   12   ||    9    |
| grp_bin_conv_fu_373 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   208  ||  6.8455 ||    96   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   167  |  6311  |  51907 |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   353  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   50   |    1   |   174  |  6664  |  52003 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
