[2021-09-09 09:58:30,368]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 09:58:30,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:32,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; ".

Peak memory: 14725120 bytes

[2021-09-09 09:58:32,206]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:32,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34897920 bytes

[2021-09-09 09:58:32,404]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 09:58:32,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:32,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :584
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :584
score:100
	Report mapping result:
		klut_size()     :661
		klut.num_gates():584
		max delay       :10
		max area        :584
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :502
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 11628544 bytes

[2021-09-09 09:58:32,534]mapper_test.py:220:[INFO]: area: 584 level: 10
[2021-09-09 11:55:41,340]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 11:55:41,340]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:43,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; ".

Peak memory: 15110144 bytes

[2021-09-09 11:55:43,238]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:43,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35241984 bytes

[2021-09-09 11:55:43,395]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 11:55:43,395]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:45,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :584
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :773
score:100
	Report mapping result:
		klut_size()     :850
		klut.num_gates():773
		max delay       :8
		max area        :773
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :654
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25337856 bytes

[2021-09-09 11:55:45,810]mapper_test.py:220:[INFO]: area: 773 level: 8
[2021-09-09 13:25:48,077]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 13:25:48,077]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:49,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; ".

Peak memory: 14872576 bytes

[2021-09-09 13:25:49,996]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:50,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35532800 bytes

[2021-09-09 13:25:50,193]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 13:25:50,194]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:52,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :574
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :730
score:100
	Report mapping result:
		klut_size()     :807
		klut.num_gates():730
		max delay       :8
		max area        :730
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :612
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25522176 bytes

[2021-09-09 13:25:52,601]mapper_test.py:220:[INFO]: area: 730 level: 8
[2021-09-09 15:04:46,104]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 15:04:46,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:46,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:46,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34963456 bytes

[2021-09-09 15:04:46,274]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 15:04:46,275]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:48,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :633
score:100
	Report mapping result:
		klut_size()     :710
		klut.num_gates():633
		max delay       :8
		max area        :633
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :275
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25415680 bytes

[2021-09-09 15:04:48,915]mapper_test.py:220:[INFO]: area: 633 level: 8
[2021-09-09 15:33:50,033]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 15:33:50,033]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:50,033]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:50,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 15:33:50,201]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 15:33:50,202]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:52,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :633
score:100
	Report mapping result:
		klut_size()     :710
		klut.num_gates():633
		max delay       :8
		max area        :633
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :275
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25272320 bytes

[2021-09-09 15:33:52,910]mapper_test.py:220:[INFO]: area: 633 level: 8
[2021-09-09 16:11:53,488]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 16:11:53,488]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:53,488]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:53,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35385344 bytes

[2021-09-09 16:11:53,658]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 16:11:53,658]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:56,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :633
score:100
	Report mapping result:
		klut_size()     :710
		klut.num_gates():633
		max delay       :8
		max area        :633
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :275
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25247744 bytes

[2021-09-09 16:11:56,317]mapper_test.py:220:[INFO]: area: 633 level: 8
[2021-09-09 16:46:36,287]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 16:46:36,288]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:36,288]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:36,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35569664 bytes

[2021-09-09 16:46:36,460]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 16:46:36,461]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:39,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :633
score:100
	Report mapping result:
		klut_size()     :710
		klut.num_gates():633
		max delay       :8
		max area        :633
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :243
		LUT fanins:4	 numbers :275
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25370624 bytes

[2021-09-09 16:46:39,127]mapper_test.py:220:[INFO]: area: 633 level: 8
[2021-09-09 17:22:57,435]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-09 17:22:57,435]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:57,435]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:57,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35295232 bytes

[2021-09-09 17:22:57,603]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-09 17:22:57,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:00,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :635
score:100
	Report mapping result:
		klut_size()     :712
		klut.num_gates():635
		max delay       :8
		max area        :635
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :114
		LUT fanins:3	 numbers :244
		LUT fanins:4	 numbers :277
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25227264 bytes

[2021-09-09 17:23:00,241]mapper_test.py:220:[INFO]: area: 635 level: 8
[2021-09-13 23:28:21,463]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-13 23:28:21,464]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:21,464]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:21,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34938880 bytes

[2021-09-13 23:28:21,632]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-13 23:28:21,632]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:23,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :797
score:100
	Report mapping result:
		klut_size()     :741
		klut.num_gates():664
		max delay       :8
		max area        :797
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 23678976 bytes

[2021-09-13 23:28:23,947]mapper_test.py:220:[INFO]: area: 664 level: 8
[2021-09-13 23:42:04,056]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-13 23:42:04,056]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:04,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:04,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35115008 bytes

[2021-09-13 23:42:04,218]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-13 23:42:04,218]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:04,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 10723328 bytes

[2021-09-13 23:42:04,343]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-14 08:58:04,669]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-14 08:58:04,669]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:04,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:04,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35090432 bytes

[2021-09-14 08:58:04,843]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-14 08:58:04,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:07,182]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :635
score:100
	Report mapping result:
		klut_size()     :712
		klut.num_gates():635
		max delay       :8
		max area        :635
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :114
		LUT fanins:3	 numbers :244
		LUT fanins:4	 numbers :277
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 25403392 bytes

[2021-09-14 08:58:07,183]mapper_test.py:220:[INFO]: area: 635 level: 8
[2021-09-14 09:21:02,450]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-14 09:21:02,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:02,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:02,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35012608 bytes

[2021-09-14 09:21:02,613]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-14 09:21:02,613]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:02,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-09-14 09:21:02,733]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-15 15:31:47,987]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-15 15:31:47,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:47,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:48,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34930688 bytes

[2021-09-15 15:31:48,129]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-15 15:31:48,129]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:50,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :688
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 18800640 bytes

[2021-09-15 15:31:50,212]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-15 15:54:26,642]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-15 15:54:26,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:26,643]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:26,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-09-15 15:54:26,837]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-15 15:54:26,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:27,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 9052160 bytes

[2021-09-15 15:54:27,066]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-18 14:02:20,839]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-18 14:02:20,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:20,840]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:20,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35041280 bytes

[2021-09-18 14:02:20,981]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-18 14:02:20,982]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:23,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :672
score:100
	Report mapping result:
		klut_size()     :749
		klut.num_gates():672
		max delay       :8
		max area        :672
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :281
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 22347776 bytes

[2021-09-18 14:02:23,082]mapper_test.py:220:[INFO]: area: 672 level: 8
[2021-09-18 16:26:54,188]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-18 16:26:54,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:54,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:54,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34975744 bytes

[2021-09-18 16:26:54,330]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-18 16:26:54,330]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:56,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :686
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15712256 bytes

[2021-09-18 16:26:56,362]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-22 08:58:01,391]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-22 08:58:01,391]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:01,391]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:01,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35131392 bytes

[2021-09-22 08:58:01,582]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-22 08:58:01,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:02,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :11
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13770752 bytes

[2021-09-22 08:58:02,702]mapper_test.py:220:[INFO]: area: 444 level: 11
[2021-09-22 11:25:36,513]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-22 11:25:36,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:36,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:36,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35037184 bytes

[2021-09-22 11:25:36,655]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-22 11:25:36,655]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:38,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 16044032 bytes

[2021-09-22 11:25:38,765]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-23 16:44:29,890]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-23 16:44:29,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:29,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:30,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34840576 bytes

[2021-09-23 16:44:30,079]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-23 16:44:30,079]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:32,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
balancing!
	current map manager:
		current min nodes:1122
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 16064512 bytes

[2021-09-23 16:44:32,149]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-23 17:07:37,826]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-23 17:07:37,827]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:37,827]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:37,964]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35000320 bytes

[2021-09-23 17:07:37,969]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-23 17:07:37,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:40,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
balancing!
	current map manager:
		current min nodes:1122
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15896576 bytes

[2021-09-23 17:07:40,059]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-23 18:09:07,599]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-23 18:09:07,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:07,600]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:07,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34885632 bytes

[2021-09-23 18:09:07,739]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-23 18:09:07,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:09,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
balancing!
	current map manager:
		current min nodes:1122
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 16334848 bytes

[2021-09-23 18:09:09,810]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-27 16:36:17,145]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-27 16:36:17,145]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:17,146]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:17,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35033088 bytes

[2021-09-27 16:36:17,291]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-27 16:36:17,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:19,364]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
balancing!
	current map manager:
		current min nodes:1122
		current min depth:20
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15663104 bytes

[2021-09-27 16:36:19,365]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-27 17:43:00,955]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-27 17:43:00,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:00,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:01,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35307520 bytes

[2021-09-27 17:43:01,150]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-27 17:43:01,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:03,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
balancing!
	current map manager:
		current min nodes:1122
		current min depth:21
rewriting!
	current map manager:
		current min nodes:1122
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :681
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15843328 bytes

[2021-09-27 17:43:03,223]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-28 02:09:16,781]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-28 02:09:16,781]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:16,782]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:16,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34861056 bytes

[2021-09-28 02:09:16,926]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-28 02:09:16,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:19,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15192064 bytes

[2021-09-28 02:09:19,001]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-28 16:48:45,468]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-28 16:48:45,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:45,469]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:45,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35319808 bytes

[2021-09-28 16:48:45,664]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-28 16:48:45,664]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:47,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 15904768 bytes

[2021-09-28 16:48:47,703]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-09-28 17:27:46,857]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-09-28 17:27:46,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:46,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:47,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35262464 bytes

[2021-09-28 17:27:47,005]mapper_test.py:156:[INFO]: area: 386 level: 10
[2021-09-28 17:27:47,005]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:49,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :690
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 18472960 bytes

[2021-09-28 17:27:49,086]mapper_test.py:220:[INFO]: area: 444 level: 10
[2021-10-09 10:41:53,975]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-09 10:41:53,975]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:54,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34918400 bytes

[2021-10-09 10:41:54,159]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-09 10:41:54,159]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:54,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :681
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():680
		max delay       :8
		max area        :681
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :146
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 10264576 bytes

[2021-10-09 10:41:54,496]mapper_test.py:224:[INFO]: area: 680 level: 8
[2021-10-09 11:24:27,947]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-09 11:24:27,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:28,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35254272 bytes

[2021-10-09 11:24:28,093]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-09 11:24:28,093]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:28,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :681
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():680
		max delay       :8
		max area        :681
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :146
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 10289152 bytes

[2021-10-09 11:24:28,421]mapper_test.py:224:[INFO]: area: 680 level: 8
[2021-10-09 16:32:11,550]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-09 16:32:11,550]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:11,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:11,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34721792 bytes

[2021-10-09 16:32:11,690]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-09 16:32:11,690]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:12,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 12505088 bytes

[2021-10-09 16:32:12,638]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-09 16:49:19,430]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-09 16:49:19,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:19,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:19,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34955264 bytes

[2021-10-09 16:49:19,576]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-09 16:49:19,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:20,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-10-09 16:49:20,539]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-12 10:58:59,516]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-12 10:58:59,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:59,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:59,709]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34959360 bytes

[2021-10-12 10:58:59,714]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-12 10:58:59,714]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:01,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :691
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13684736 bytes

[2021-10-12 10:59:01,889]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-12 11:18:40,450]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-12 11:18:40,450]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:40,450]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:40,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35246080 bytes

[2021-10-12 11:18:40,600]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-12 11:18:40,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:40,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :681
score:100
	Report mapping result:
		klut_size()     :757
		klut.num_gates():680
		max delay       :8
		max area        :681
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :146
		LUT fanins:3	 numbers :258
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 9707520 bytes

[2021-10-12 11:18:40,955]mapper_test.py:224:[INFO]: area: 680 level: 8
[2021-10-12 13:34:27,570]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-12 13:34:27,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:27,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:27,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-10-12 13:34:27,733]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-12 13:34:27,733]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:29,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :691
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13778944 bytes

[2021-10-12 13:34:29,895]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-12 15:05:07,960]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-12 15:05:07,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:07,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:08,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35168256 bytes

[2021-10-12 15:05:08,114]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-12 15:05:08,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:10,256]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :691
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13778944 bytes

[2021-10-12 15:05:10,256]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-12 18:50:02,290]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-12 18:50:02,290]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:02,290]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:02,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35127296 bytes

[2021-10-12 18:50:02,438]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-12 18:50:02,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:04,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :678
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-10-12 18:50:04,593]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-18 11:43:34,112]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-18 11:43:34,112]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:34,113]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:34,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34770944 bytes

[2021-10-18 11:43:34,323]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-18 11:43:34,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:36,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :678
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13672448 bytes

[2021-10-18 11:43:36,640]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-18 12:04:03,131]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-18 12:04:03,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:03,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:03,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34865152 bytes

[2021-10-18 12:04:03,284]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-18 12:04:03,285]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:03,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7745536 bytes

[2021-10-18 12:04:03,363]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-19 14:12:00,187]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-19 14:12:00,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:00,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:00,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35078144 bytes

[2021-10-19 14:12:00,335]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-19 14:12:00,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:00,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7614464 bytes

[2021-10-19 14:12:00,407]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-22 13:33:45,387]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-22 13:33:45,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:45,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:45,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35024896 bytes

[2021-10-22 13:33:45,537]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-22 13:33:45,538]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:45,790]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 10534912 bytes

[2021-10-22 13:33:45,790]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-22 13:54:38,195]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-22 13:54:38,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:38,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:38,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35221504 bytes

[2021-10-22 13:54:38,345]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-22 13:54:38,345]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:38,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 10625024 bytes

[2021-10-22 13:54:38,604]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-22 14:02:20,919]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-22 14:02:20,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:21,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34779136 bytes

[2021-10-22 14:02:21,075]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-22 14:02:21,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:21,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7741440 bytes

[2021-10-22 14:02:21,155]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-22 14:05:41,858]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-22 14:05:41,858]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,858]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:42,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34996224 bytes

[2021-10-22 14:05:42,007]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-22 14:05:42,007]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:42,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7700480 bytes

[2021-10-22 14:05:42,079]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-23 13:33:06,187]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-23 13:33:06,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:06,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:06,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34734080 bytes

[2021-10-23 13:33:06,339]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-23 13:33:06,340]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:08,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :644
score:100
	Report mapping result:
		klut_size()     :721
		klut.num_gates():644
		max delay       :9
		max area        :644
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :139
		LUT fanins:3	 numbers :223
		LUT fanins:4	 numbers :282
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13352960 bytes

[2021-10-23 13:33:08,480]mapper_test.py:224:[INFO]: area: 644 level: 9
[2021-10-24 17:44:42,458]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-24 17:44:42,459]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:42,459]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:42,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34803712 bytes

[2021-10-24 17:44:42,657]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-24 17:44:42,657]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:44,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :644
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13377536 bytes

[2021-10-24 17:44:44,787]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-24 18:05:08,851]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-24 18:05:08,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:08,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:08,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34889728 bytes

[2021-10-24 18:05:08,997]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-24 18:05:08,997]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:11,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:21
	current map manager:
		current min nodes:1122
		current min depth:20
	current map manager:
		current min nodes:1122
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :444
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :678
score:100
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13471744 bytes

[2021-10-24 18:05:11,160]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-26 10:25:32,836]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-26 10:25:32,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35225600 bytes

[2021-10-26 10:25:32,984]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-26 10:25:32,985]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:33,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	current map manager:
		current min nodes:1122
		current min depth:27
	Report mapping result:
		klut_size()     :657
		klut.num_gates():580
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :240
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7827456 bytes

[2021-10-26 10:25:33,127]mapper_test.py:224:[INFO]: area: 580 level: 10
[2021-10-26 11:02:55,503]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-26 11:02:55,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:55,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:55,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34795520 bytes

[2021-10-26 11:02:55,697]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-26 11:02:55,698]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:57,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :657
		klut.num_gates():580
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :240
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13131776 bytes

[2021-10-26 11:02:57,896]mapper_test.py:224:[INFO]: area: 580 level: 10
[2021-10-26 11:23:45,035]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-26 11:23:45,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:45,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:45,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35151872 bytes

[2021-10-26 11:23:45,190]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-26 11:23:45,190]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:47,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :820
		klut.num_gates():743
		max delay       :9
		max area        :644
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :318
		LUT fanins:4	 numbers :373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13111296 bytes

[2021-10-26 11:23:47,300]mapper_test.py:224:[INFO]: area: 743 level: 9
[2021-10-26 12:21:50,782]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-26 12:21:50,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:50,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:50,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35061760 bytes

[2021-10-26 12:21:50,954]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-26 12:21:50,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:53,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 13320192 bytes

[2021-10-26 12:21:53,092]mapper_test.py:224:[INFO]: area: 444 level: 10
[2021-10-26 14:13:03,079]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-26 14:13:03,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:03,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:03,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34992128 bytes

[2021-10-26 14:13:03,276]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-26 14:13:03,276]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:03,363]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :657
		klut.num_gates():580
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :240
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7831552 bytes

[2021-10-26 14:13:03,363]mapper_test.py:224:[INFO]: area: 580 level: 10
[2021-10-29 16:10:08,038]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-10-29 16:10:08,038]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:08,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:08,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35028992 bytes

[2021-10-29 16:10:08,186]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-10-29 16:10:08,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:08,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :877
		klut.num_gates():800
		max delay       :11
		max area        :800
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :337
		LUT fanins:4	 numbers :367
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
Peak memory: 7716864 bytes

[2021-10-29 16:10:08,270]mapper_test.py:224:[INFO]: area: 800 level: 11
[2021-11-03 09:51:52,513]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-03 09:51:52,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:52,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35016704 bytes

[2021-11-03 09:51:52,662]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-03 09:51:52,662]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,808]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :877
		klut.num_gates():800
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :337
		LUT fanins:4	 numbers :367
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig_output.v
	Peak memory: 8728576 bytes

[2021-11-03 09:51:52,809]mapper_test.py:226:[INFO]: area: 800 level: 10
[2021-11-03 10:04:02,256]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-03 10:04:02,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:02,257]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:02,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35131392 bytes

[2021-11-03 10:04:02,410]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-03 10:04:02,410]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:02,573]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :912
		klut.num_gates():835
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :498
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig_output.v
	Peak memory: 8798208 bytes

[2021-11-03 10:04:02,574]mapper_test.py:226:[INFO]: area: 835 level: 10
[2021-11-03 13:44:01,851]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-03 13:44:01,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35053568 bytes

[2021-11-03 13:44:02,004]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-03 13:44:02,004]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:02,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :912
		klut.num_gates():835
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :498
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig_output.v
	Peak memory: 8732672 bytes

[2021-11-03 13:44:02,160]mapper_test.py:226:[INFO]: area: 835 level: 10
[2021-11-03 13:50:17,477]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-03 13:50:17,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:17,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:17,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34832384 bytes

[2021-11-03 13:50:17,627]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-03 13:50:17,628]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:17,783]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :912
		klut.num_gates():835
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :498
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig_output.v
	Peak memory: 8921088 bytes

[2021-11-03 13:50:17,784]mapper_test.py:226:[INFO]: area: 835 level: 10
[2021-11-04 15:57:12,655]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-04 15:57:12,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:12,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:12,880]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35090432 bytes

[2021-11-04 15:57:12,885]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-04 15:57:12,885]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:13,089]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :650
		klut.num_gates():573
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :344
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig_output.v
	Peak memory: 8851456 bytes

[2021-11-04 15:57:13,089]mapper_test.py:226:[INFO]: area: 573 level: 10
[2021-11-16 12:28:12,670]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-16 12:28:12,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34983936 bytes

[2021-11-16 12:28:12,826]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-16 12:28:12,827]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,919]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.025706 secs
	Report mapping result:
		klut_size()     :650
		klut.num_gates():573
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7884800 bytes

[2021-11-16 12:28:12,920]mapper_test.py:228:[INFO]: area: 573 level: 10
[2021-11-16 14:17:09,425]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-16 14:17:09,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34922496 bytes

[2021-11-16 14:17:09,577]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-16 14:17:09,577]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,672]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.025709 secs
	Report mapping result:
		klut_size()     :650
		klut.num_gates():573
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7708672 bytes

[2021-11-16 14:17:09,672]mapper_test.py:228:[INFO]: area: 573 level: 10
[2021-11-16 14:23:29,906]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-16 14:23:29,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:29,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:30,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35008512 bytes

[2021-11-16 14:23:30,060]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-16 14:23:30,060]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:30,198]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.038327 secs
	Report mapping result:
		klut_size()     :650
		klut.num_gates():573
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7901184 bytes

[2021-11-16 14:23:30,199]mapper_test.py:228:[INFO]: area: 573 level: 10
[2021-11-17 16:36:09,355]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-17 16:36:09,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:09,356]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:09,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34938880 bytes

[2021-11-17 16:36:09,520]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-17 16:36:09,520]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.044711 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7802880 bytes

[2021-11-17 16:36:09,652]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-18 10:18:43,400]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-18 10:18:43,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:43,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:43,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34947072 bytes

[2021-11-18 10:18:43,593]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-18 10:18:43,593]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:43,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.041839 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 8458240 bytes

[2021-11-18 10:18:43,706]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-23 16:11:33,991]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-23 16:11:33,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:34,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35024896 bytes

[2021-11-23 16:11:34,202]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-23 16:11:34,202]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:34,318]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.042012 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 8454144 bytes

[2021-11-23 16:11:34,319]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-23 16:42:32,270]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-23 16:42:32,270]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:32,270]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:32,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34885632 bytes

[2021-11-23 16:42:32,427]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-23 16:42:32,427]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:32,537]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.041591 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7823360 bytes

[2021-11-23 16:42:32,538]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 11:38:52,078]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 11:38:52,078]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:52,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:52,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34799616 bytes

[2021-11-24 11:38:52,231]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 11:38:52,231]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:52,297]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.000922 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7835648 bytes

[2021-11-24 11:38:52,298]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 12:02:06,346]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 12:02:06,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:06,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35291136 bytes

[2021-11-24 12:02:06,497]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 12:02:06,497]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,566]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.000914 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7729152 bytes

[2021-11-24 12:02:06,567]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 12:05:49,133]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 12:05:49,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:49,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:49,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35041280 bytes

[2021-11-24 12:05:49,278]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 12:05:49,279]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:49,365]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.024329 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7716864 bytes

[2021-11-24 12:05:49,365]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 12:11:28,232]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 12:11:28,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:28,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:28,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-11-24 12:11:28,383]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 12:11:28,384]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:28,453]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00713 secs
	Report mapping result:
		klut_size()     :473
		klut.num_gates():396
		max delay       :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :80
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :285
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 9125888 bytes

[2021-11-24 12:11:28,453]mapper_test.py:228:[INFO]: area: 396 level: 16
[2021-11-24 12:57:47,616]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 12:57:47,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35037184 bytes

[2021-11-24 12:57:47,767]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 12:57:47,767]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,861]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.024239 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 7835648 bytes

[2021-11-24 12:57:47,862]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 13:10:00,597]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 13:10:00,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:00,598]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:00,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.01 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 35061760 bytes

[2021-11-24 13:10:00,792]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 13:10:00,793]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:02,971]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.024385 secs
Mapping time: 0.030625 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 13156352 bytes

[2021-11-24 13:10:02,972]mapper_test.py:228:[INFO]: area: 444 level: 10
[2021-11-24 13:33:01,453]mapper_test.py:79:[INFO]: run case "dalu_comb"
[2021-11-24 13:33:01,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:01,454]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:01,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1046.  Ch =     0.  Total mem =    0.16 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =     446.0.  Edge =     1548.  Cut =     7166.  T =     0.00 sec
P:  Del =   10.00.  Ar =     442.0.  Edge =     1599.  Cut =     6919.  T =     0.00 sec
P:  Del =   10.00.  Ar =     425.0.  Edge =     1476.  Cut =     7123.  T =     0.00 sec
E:  Del =   10.00.  Ar =     414.0.  Edge =     1448.  Cut =     7123.  T =     0.00 sec
F:  Del =   10.00.  Ar =     400.0.  Edge =     1425.  Cut =     6139.  T =     0.00 sec
E:  Del =   10.00.  Ar =     392.0.  Edge =     1412.  Cut =     6139.  T =     0.00 sec
A:  Del =   10.00.  Ar =     388.0.  Edge =     1360.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
A:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
E:  Del =   10.00.  Ar =     386.0.  Edge =     1358.  Cut =     5854.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %
Peak memory: 34816000 bytes

[2021-11-24 13:33:01,599]mapper_test.py:160:[INFO]: area: 386 level: 10
[2021-11-24 13:33:01,599]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:03,725]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
Mapping time: 0.000935 secs
Mapping time: 0.001255 secs
	Report mapping result:
		klut_size()     :521
		klut.num_gates():444
		max delay       :10
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :276
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v
	Peak memory: 13131776 bytes

[2021-11-24 13:33:03,725]mapper_test.py:228:[INFO]: area: 444 level: 10
