0.6
2019.1
May 24 2019
15:06:07
C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.srcs/sim_1/new/upcounter4bit_tb.v,1588080065,verilog,,,,counter_tb,,,,,,,,
C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.srcs/sources_1/new/upcounter4bit.v,1588079962,verilog,,C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.srcs/sim_1/new/upcounter4bit_tb.v,,counter,,,,,,,,
