Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov  2 10:06:52 2022
| Host         : Lenovo-9i-Joe-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file timertop_timing_summary_routed.rpt -pb timertop_timing_summary_routed.pb -rpx timertop_timing_summary_routed.rpx -warn_on_violation
| Design       : timertop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (233)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (233)
--------------------------------
 There are 233 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.938        0.000                      0                  463        0.180        0.000                      0                  463        3.000        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
board_clk             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz         13.938        0.000                      0                  232        0.263        0.000                      0                  232        9.500        0.000                       0                   235  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       13.940        0.000                      0                  232        0.263        0.000                      0                  232        9.500        0.000                       0                   235  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         13.938        0.000                      0                  232        0.180        0.000                      0                  232  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       13.938        0.000                      0                  232        0.180        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz    clk_out1_clk_wiz         15.123        0.000                      0                  231        0.409        0.000                      0                  231  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz         15.123        0.000                      0                  231        0.325        0.000                      0                  231  
**async_default**   clk_out1_clk_wiz    clk_out1_clk_wiz_1       15.123        0.000                      0                  231        0.325        0.000                      0                  231  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1       15.125        0.000                      0                  231        0.409        0.000                      0                  231  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.317ns (55.174%)  route 2.695ns (44.826%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  u6/TMR_dout_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.139    u6/TMR_dout_reg[28]_i_1__5_n_6
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 13.938    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.296ns (55.016%)  route 2.695ns (44.984%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.118 r  u6/TMR_dout_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.118    u6/TMR_dout_reg[28]_i_1__5_n_4
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.222ns (54.454%)  route 2.695ns (45.546%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.044 r  u6/TMR_dout_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     5.044    u6/TMR_dout_reg[28]_i_1__5_n_5
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.317ns (56.155%)  route 2.590ns (43.845%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.031 r  u0/TMR_dout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.031    u0/TMR_dout_reg[28]_i_1_n_6
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.206ns (54.330%)  route 2.695ns (45.670%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.028 r  u6/TMR_dout_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     5.028    u6/TMR_dout_reg[28]_i_1__5_n_7
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.203ns (54.307%)  route 2.695ns (45.693%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.025 r  u6/TMR_dout_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.025    u6/TMR_dout_reg[24]_i_1__5_n_6
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.296ns (55.999%)  route 2.590ns (44.001%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.010 r  u0/TMR_dout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.010    u0/TMR_dout_reg[28]_i_1_n_4
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.182ns (54.144%)  route 2.695ns (45.856%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.004 r  u6/TMR_dout_reg[24]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.004    u6/TMR_dout_reg[24]_i_1__5_n_4
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 14.074    

Slack (MET) :             14.134ns  (required time - arrival time)
  Source:                 u5/TMR_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.248ns (55.381%)  route 2.617ns (44.619%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.638    -0.874    u5/clk_out1
    SLICE_X2Y3           FDCE                                         r  u5/TMR_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 f  u5/TMR_dout_reg[4]/Q
                         net (fo=2, routed)           0.973     0.618    u5/TMR_dout_reg[4]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.124     0.742 r  u5/timer_match_carry_i_3__4/O
                         net (fo=1, routed)           0.000     0.742    u5/timer_match_carry_i_3__4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.292 r  u5/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.292    u5/timer_match_carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  u5/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.406    u5/timer_match_carry__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.634 f  u5/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.643     3.277    u5/timer_match_carry__1_n_1
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.590 r  u5/TMR_dout[0]_i_3__4/O
                         net (fo=1, routed)           0.000     3.590    u5/TMR_dout[0]_i_3__4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.966 r  u5/TMR_dout_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     3.966    u5/TMR_dout_reg[0]_i_1__4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.083 r  u5/TMR_dout_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.083    u5/TMR_dout_reg[4]_i_1__4_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.200 r  u5/TMR_dout_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.200    u5/TMR_dout_reg[8]_i_1__4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.317 r  u5/TMR_dout_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.317    u5/TMR_dout_reg[12]_i_1__4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.434 r  u5/TMR_dout_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.434    u5/TMR_dout_reg[16]_i_1__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.551 r  u5/TMR_dout_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.551    u5/TMR_dout_reg[20]_i_1__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  u5/TMR_dout_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.668    u5/TMR_dout_reg[24]_i_1__4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.991 r  u5/TMR_dout_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     4.991    u5/TMR_dout_reg[28]_i_1__4_n_6
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u5/clk_out1
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    19.125    u5/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 14.134    

Slack (MET) :             14.140ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.222ns (55.439%)  route 2.590ns (44.561%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.936 r  u0/TMR_dout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.936    u0/TMR_dout_reg[28]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u0/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.595    -0.586    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  u0/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.277    u0/LED_OBUF[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  u0/Toggle_flag_i_1__5/O
                         net (fo=1, routed)           0.000    -0.232    u0/Toggle_flag_i_1__5_n_0
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.866    -0.824    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091    -0.495    u0/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u2/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.284    u2/LED_OBUF[0]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  u2/Toggle_flag_i_1__3/O
                         net (fo=1, routed)           0.000    -0.239    u2/Toggle_flag_i_1__3_n_0
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091    -0.502    u2/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u6/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u6/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.276    u6/LED_OBUF[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u6/Toggle_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u6/Toggle_flag_i_1_n_0
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091    -0.494    u6/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/TMR_dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u1/TMR_dout_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.335    u1/TMR_dout_reg[14]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  u1/TMR_dout[12]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.290    u1/TMR_dout[12]_i_3__0_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.224 r  u1/TMR_dout_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.224    u1/TMR_dout_reg[12]_i_1__0_n_5
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.105    -0.491    u1/TMR_dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u4/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.591    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  u4/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.185    -0.266    u4/LED_OBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  u4/Toggle_flag_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    u4/Toggle_flag_i_1__1_n_0
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859    -0.831    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091    -0.500    u4/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u1/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.187    -0.265    u1/LED_OBUF[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  u1/Toggle_flag_i_1__4/O
                         net (fo=1, routed)           0.000    -0.220    u1/Toggle_flag_i_1__4_n_0
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.091    -0.502    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[11]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[8]_i_2__2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[8]_i_1__2_n_4
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134    -0.456    u3/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[15]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[12]_i_2__2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[12]_i_1__2_n_4
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134    -0.456    u3/TMR_dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[23]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[23]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[20]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[20]_i_2__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[20]_i_1__4_n_4
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.134    -0.453    u5/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[27]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[24]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[24]_i_2__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[24]_i_1__4_n_4
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134    -0.453    u5/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      swq1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y3       u0/TMR_dout_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.317ns (55.174%)  route 2.695ns (44.826%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  u6/TMR_dout_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.139    u6/TMR_dout_reg[28]_i_1__5_n_6
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.080    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.296ns (55.016%)  route 2.695ns (44.984%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.118 r  u6/TMR_dout_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.118    u6/TMR_dout_reg[28]_i_1__5_n_4
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.080    u6/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.222ns (54.454%)  route 2.695ns (45.546%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.044 r  u6/TMR_dout_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     5.044    u6/TMR_dout_reg[28]_i_1__5_n_5
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.080    u6/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 14.035    

Slack (MET) :             14.047ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.317ns (56.155%)  route 2.590ns (43.845%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.031 r  u0/TMR_dout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.031    u0/TMR_dout_reg[28]_i_1_n_6
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.082    19.016    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.078    u0/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 14.047    

Slack (MET) :             14.051ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.206ns (54.330%)  route 2.695ns (45.670%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.028 r  u6/TMR_dout_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     5.028    u6/TMR_dout_reg[28]_i_1__5_n_7
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.080    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 14.051    

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.203ns (54.307%)  route 2.695ns (45.693%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.025 r  u6/TMR_dout_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.025    u6/TMR_dout_reg[24]_i_1__5_n_6
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.081    u6/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 14.055    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.296ns (55.999%)  route 2.590ns (44.001%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.010 r  u0/TMR_dout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.010    u0/TMR_dout_reg[28]_i_1_n_4
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.082    19.016    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.078    u0/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.182ns (54.144%)  route 2.695ns (45.856%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.004 r  u6/TMR_dout_reg[24]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.004    u6/TMR_dout_reg[24]_i_1__5_n_4
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.081    u6/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.136ns  (required time - arrival time)
  Source:                 u5/TMR_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.248ns (55.381%)  route 2.617ns (44.619%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.638    -0.874    u5/clk_out1
    SLICE_X2Y3           FDCE                                         r  u5/TMR_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 f  u5/TMR_dout_reg[4]/Q
                         net (fo=2, routed)           0.973     0.618    u5/TMR_dout_reg[4]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.124     0.742 r  u5/timer_match_carry_i_3__4/O
                         net (fo=1, routed)           0.000     0.742    u5/timer_match_carry_i_3__4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.292 r  u5/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.292    u5/timer_match_carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  u5/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.406    u5/timer_match_carry__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.634 f  u5/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.643     3.277    u5/timer_match_carry__1_n_1
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.590 r  u5/TMR_dout[0]_i_3__4/O
                         net (fo=1, routed)           0.000     3.590    u5/TMR_dout[0]_i_3__4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.966 r  u5/TMR_dout_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     3.966    u5/TMR_dout_reg[0]_i_1__4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.083 r  u5/TMR_dout_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.083    u5/TMR_dout_reg[4]_i_1__4_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.200 r  u5/TMR_dout_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.200    u5/TMR_dout_reg[8]_i_1__4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.317 r  u5/TMR_dout_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.317    u5/TMR_dout_reg[12]_i_1__4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.434 r  u5/TMR_dout_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.434    u5/TMR_dout_reg[16]_i_1__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.551 r  u5/TMR_dout_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.551    u5/TMR_dout_reg[20]_i_1__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  u5/TMR_dout_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.668    u5/TMR_dout_reg[24]_i_1__4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.991 r  u5/TMR_dout_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     4.991    u5/TMR_dout_reg[28]_i_1__4_n_6
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u5/clk_out1
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.082    19.018    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    19.127    u5/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 14.136    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.222ns (55.439%)  route 2.590ns (44.561%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.936 r  u0/TMR_dout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.936    u0/TMR_dout_reg[28]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.082    19.016    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.078    u0/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u0/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.595    -0.586    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  u0/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.277    u0/LED_OBUF[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  u0/Toggle_flag_i_1__5/O
                         net (fo=1, routed)           0.000    -0.232    u0/Toggle_flag_i_1__5_n_0
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.866    -0.824    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091    -0.495    u0/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u2/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.284    u2/LED_OBUF[0]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  u2/Toggle_flag_i_1__3/O
                         net (fo=1, routed)           0.000    -0.239    u2/Toggle_flag_i_1__3_n_0
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091    -0.502    u2/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u6/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u6/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.276    u6/LED_OBUF[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u6/Toggle_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u6/Toggle_flag_i_1_n_0
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091    -0.494    u6/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/TMR_dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u1/TMR_dout_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.335    u1/TMR_dout_reg[14]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  u1/TMR_dout[12]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.290    u1/TMR_dout[12]_i_3__0_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.224 r  u1/TMR_dout_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.224    u1/TMR_dout_reg[12]_i_1__0_n_5
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.105    -0.491    u1/TMR_dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u4/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.591    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  u4/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.185    -0.266    u4/LED_OBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  u4/Toggle_flag_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    u4/Toggle_flag_i_1__1_n_0
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859    -0.831    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091    -0.500    u4/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u1/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.187    -0.265    u1/LED_OBUF[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  u1/Toggle_flag_i_1__4/O
                         net (fo=1, routed)           0.000    -0.220    u1/Toggle_flag_i_1__4_n_0
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.091    -0.502    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[11]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[8]_i_2__2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[8]_i_1__2_n_4
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134    -0.456    u3/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[15]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[12]_i_2__2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[12]_i_1__2_n_4
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134    -0.456    u3/TMR_dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[23]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[23]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[20]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[20]_i_2__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[20]_i_1__4_n_4
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.134    -0.453    u5/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[27]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[24]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[24]_i_2__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[24]_i_1__4_n_4
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134    -0.453    u5/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      swq1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y3       u0/TMR_dout_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y4       u0/TMR_dout_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      swq1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1       u0/TMR_dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y3       u0/TMR_dout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.317ns (55.174%)  route 2.695ns (44.826%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  u6/TMR_dout_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.139    u6/TMR_dout_reg[28]_i_1__5_n_6
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 13.938    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.296ns (55.016%)  route 2.695ns (44.984%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.118 r  u6/TMR_dout_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.118    u6/TMR_dout_reg[28]_i_1__5_n_4
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.222ns (54.454%)  route 2.695ns (45.546%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.044 r  u6/TMR_dout_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     5.044    u6/TMR_dout_reg[28]_i_1__5_n_5
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.317ns (56.155%)  route 2.590ns (43.845%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.031 r  u0/TMR_dout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.031    u0/TMR_dout_reg[28]_i_1_n_6
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.206ns (54.330%)  route 2.695ns (45.670%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.028 r  u6/TMR_dout_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     5.028    u6/TMR_dout_reg[28]_i_1__5_n_7
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.203ns (54.307%)  route 2.695ns (45.693%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.025 r  u6/TMR_dout_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.025    u6/TMR_dout_reg[24]_i_1__5_n_6
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.296ns (55.999%)  route 2.590ns (44.001%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.010 r  u0/TMR_dout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.010    u0/TMR_dout_reg[28]_i_1_n_4
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.182ns (54.144%)  route 2.695ns (45.856%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.004 r  u6/TMR_dout_reg[24]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.004    u6/TMR_dout_reg[24]_i_1__5_n_4
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 14.074    

Slack (MET) :             14.134ns  (required time - arrival time)
  Source:                 u5/TMR_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.248ns (55.381%)  route 2.617ns (44.619%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.638    -0.874    u5/clk_out1
    SLICE_X2Y3           FDCE                                         r  u5/TMR_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 f  u5/TMR_dout_reg[4]/Q
                         net (fo=2, routed)           0.973     0.618    u5/TMR_dout_reg[4]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.124     0.742 r  u5/timer_match_carry_i_3__4/O
                         net (fo=1, routed)           0.000     0.742    u5/timer_match_carry_i_3__4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.292 r  u5/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.292    u5/timer_match_carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  u5/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.406    u5/timer_match_carry__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.634 f  u5/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.643     3.277    u5/timer_match_carry__1_n_1
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.590 r  u5/TMR_dout[0]_i_3__4/O
                         net (fo=1, routed)           0.000     3.590    u5/TMR_dout[0]_i_3__4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.966 r  u5/TMR_dout_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     3.966    u5/TMR_dout_reg[0]_i_1__4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.083 r  u5/TMR_dout_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.083    u5/TMR_dout_reg[4]_i_1__4_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.200 r  u5/TMR_dout_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.200    u5/TMR_dout_reg[8]_i_1__4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.317 r  u5/TMR_dout_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.317    u5/TMR_dout_reg[12]_i_1__4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.434 r  u5/TMR_dout_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.434    u5/TMR_dout_reg[16]_i_1__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.551 r  u5/TMR_dout_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.551    u5/TMR_dout_reg[20]_i_1__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  u5/TMR_dout_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.668    u5/TMR_dout_reg[24]_i_1__4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.991 r  u5/TMR_dout_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     4.991    u5/TMR_dout_reg[28]_i_1__4_n_6
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u5/clk_out1
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    19.125    u5/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 14.134    

Slack (MET) :             14.140ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.222ns (55.439%)  route 2.590ns (44.561%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.936 r  u0/TMR_dout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.936    u0/TMR_dout_reg[28]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u0/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.595    -0.586    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  u0/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.277    u0/LED_OBUF[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  u0/Toggle_flag_i_1__5/O
                         net (fo=1, routed)           0.000    -0.232    u0/Toggle_flag_i_1__5_n_0
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.866    -0.824    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091    -0.412    u0/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u2/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u2/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.284    u2/LED_OBUF[0]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  u2/Toggle_flag_i_1__3/O
                         net (fo=1, routed)           0.000    -0.239    u2/Toggle_flag_i_1__3_n_0
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091    -0.419    u2/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u6/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u6/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.276    u6/LED_OBUF[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u6/Toggle_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u6/Toggle_flag_i_1_n_0
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091    -0.411    u6/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u1/TMR_dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u1/TMR_dout_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.335    u1/TMR_dout_reg[14]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  u1/TMR_dout[12]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.290    u1/TMR_dout[12]_i_3__0_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.224 r  u1/TMR_dout_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.224    u1/TMR_dout_reg[12]_i_1__0_n_5
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.105    -0.408    u1/TMR_dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u4/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.591    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  u4/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.185    -0.266    u4/LED_OBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  u4/Toggle_flag_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    u4/Toggle_flag_i_1__1_n_0
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859    -0.831    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091    -0.417    u4/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u1/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.187    -0.265    u1/LED_OBUF[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  u1/Toggle_flag_i_1__4/O
                         net (fo=1, routed)           0.000    -0.220    u1/Toggle_flag_i_1__4_n_0
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.091    -0.419    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[11]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[8]_i_2__2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[8]_i_1__2_n_4
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134    -0.373    u3/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[15]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[12]_i_2__2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[12]_i_1__2_n_4
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134    -0.373    u3/TMR_dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[23]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[23]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[20]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[20]_i_2__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[20]_i_1__4_n_4
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.134    -0.370    u5/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[27]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[24]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[24]_i_2__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[24]_i_1__4_n_4
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134    -0.370    u5/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.317ns (55.174%)  route 2.695ns (44.826%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  u6/TMR_dout_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.139    u6/TMR_dout_reg[28]_i_1__5_n_6
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 13.938    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.296ns (55.016%)  route 2.695ns (44.984%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.118 r  u6/TMR_dout_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.118    u6/TMR_dout_reg[28]_i_1__5_n_4
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[31]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.222ns (54.454%)  route 2.695ns (45.546%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.044 r  u6/TMR_dout_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     5.044    u6/TMR_dout_reg[28]_i_1__5_n_5
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[30]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.317ns (56.155%)  route 2.590ns (43.845%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.031 r  u0/TMR_dout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.031    u0/TMR_dout_reg[28]_i_1_n_6
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[29]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.206ns (54.330%)  route 2.695ns (45.670%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  u6/TMR_dout_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.805    u6/TMR_dout_reg[24]_i_1__5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.028 r  u6/TMR_dout_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     5.028    u6/TMR_dout_reg[28]_i_1__5_n_7
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.062    19.078    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.203ns (54.307%)  route 2.695ns (45.693%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.025 r  u6/TMR_dout_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     5.025    u6/TMR_dout_reg[24]_i_1__5_n_6
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[25]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.296ns (55.999%)  route 2.590ns (44.001%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.010 r  u0/TMR_dout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.010    u0/TMR_dout_reg[28]_i_1_n_4
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[31]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 u6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.182ns (54.144%)  route 2.695ns (45.856%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    u6/clk_out1
    SLICE_X0Y2           FDCE                                         r  u6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  u6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.104     0.687    u6/TMR_dout_reg[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.124     0.811 r  u6/timer_match_carry_i_4__5/O
                         net (fo=1, routed)           0.000     0.811    u6/timer_match_carry_i_4__5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  u6/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.343    u6/timer_match_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  u6/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.457    u6/timer_match_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.685 f  u6/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.591     3.276    u6/timer_match_carry__1_n_1
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.589 r  u6/TMR_dout[0]_i_6__5/O
                         net (fo=1, routed)           0.000     3.589    u6/TMR_dout[0]_i_6__5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.121 r  u6/TMR_dout_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.121    u6/TMR_dout_reg[0]_i_1__5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.235 r  u6/TMR_dout_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.235    u6/TMR_dout_reg[4]_i_1__5_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.349 r  u6/TMR_dout_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.349    u6/TMR_dout_reg[8]_i_1__5_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  u6/TMR_dout_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.463    u6/TMR_dout_reg[12]_i_1__5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  u6/TMR_dout_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.577    u6/TMR_dout_reg[16]_i_1__5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  u6/TMR_dout_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     4.691    u6/TMR_dout_reg[20]_i_1__5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.004 r  u6/TMR_dout_reg[24]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     5.004    u6/TMR_dout_reg[24]_i_1__5_n_4
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    u6/clk_out1
    SLICE_X0Y8           FDCE                                         r  u6/TMR_dout_reg[27]/C
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    SLICE_X0Y8           FDCE (Setup_fdce_C_D)        0.062    19.079    u6/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 14.074    

Slack (MET) :             14.134ns  (required time - arrival time)
  Source:                 u5/TMR_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.248ns (55.381%)  route 2.617ns (44.619%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.638    -0.874    u5/clk_out1
    SLICE_X2Y3           FDCE                                         r  u5/TMR_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.356 f  u5/TMR_dout_reg[4]/Q
                         net (fo=2, routed)           0.973     0.618    u5/TMR_dout_reg[4]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.124     0.742 r  u5/timer_match_carry_i_3__4/O
                         net (fo=1, routed)           0.000     0.742    u5/timer_match_carry_i_3__4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.292 r  u5/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.292    u5/timer_match_carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  u5/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.406    u5/timer_match_carry__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.634 f  u5/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.643     3.277    u5/timer_match_carry__1_n_1
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.313     3.590 r  u5/TMR_dout[0]_i_3__4/O
                         net (fo=1, routed)           0.000     3.590    u5/TMR_dout[0]_i_3__4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.966 r  u5/TMR_dout_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     3.966    u5/TMR_dout_reg[0]_i_1__4_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.083 r  u5/TMR_dout_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.083    u5/TMR_dout_reg[4]_i_1__4_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.200 r  u5/TMR_dout_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.200    u5/TMR_dout_reg[8]_i_1__4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.317 r  u5/TMR_dout_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.317    u5/TMR_dout_reg[12]_i_1__4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.434 r  u5/TMR_dout_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.434    u5/TMR_dout_reg[16]_i_1__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.551 r  u5/TMR_dout_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.551    u5/TMR_dout_reg[20]_i_1__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  u5/TMR_dout_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.668    u5/TMR_dout_reg[24]_i_1__4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.991 r  u5/TMR_dout_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     4.991    u5/TMR_dout_reg[28]_i_1__4_n_6
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.517    18.522    u5/clk_out1
    SLICE_X2Y9           FDCE                                         r  u5/TMR_dout_reg[29]/C
                         clock pessimism              0.578    19.099    
                         clock uncertainty           -0.084    19.016    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    19.125    u5/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 14.134    

Slack (MET) :             14.140ns  (required time - arrival time)
  Source:                 u0/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/TMR_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.222ns (55.439%)  route 2.590ns (44.561%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.521 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    u0/clk_out1
    SLICE_X4Y1           FDCE                                         r  u0/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.456    -0.420 f  u0/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           1.022     0.602    u0/TMR_dout_reg[0]
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     0.726 r  u0/timer_match_carry_i_4/O
                         net (fo=1, routed)           0.000     0.726    u0/timer_match_carry_i_4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.258 r  u0/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.258    u0/timer_match_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.372 r  u0/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u0/timer_match_carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.600 f  u0/timer_match_carry__1/CO[2]
                         net (fo=34, routed)          1.568     3.168    u0/timer_match
    SLICE_X4Y1           LUT2 (Prop_lut2_I1_O)        0.313     3.481 r  u0/TMR_dout[0]_i_6/O
                         net (fo=1, routed)           0.000     3.481    u0/TMR_dout[0]_i_6_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.013 r  u0/TMR_dout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    u0/TMR_dout_reg[0]_i_1_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  u0/TMR_dout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    u0/TMR_dout_reg[4]_i_1_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  u0/TMR_dout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    u0/TMR_dout_reg[8]_i_1_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  u0/TMR_dout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.355    u0/TMR_dout_reg[12]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  u0/TMR_dout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.469    u0/TMR_dout_reg[16]_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  u0/TMR_dout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    u0/TMR_dout_reg[20]_i_1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  u0/TMR_dout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.697    u0/TMR_dout_reg[24]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.936 r  u0/TMR_dout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.936    u0/TMR_dout_reg[28]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    18.521    u0/clk_out1
    SLICE_X4Y8           FDCE                                         r  u0/TMR_dout_reg[30]/C
                         clock pessimism              0.577    19.097    
                         clock uncertainty           -0.084    19.014    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.062    19.076    u0/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u0/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.595    -0.586    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  u0/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.277    u0/LED_OBUF[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  u0/Toggle_flag_i_1__5/O
                         net (fo=1, routed)           0.000    -0.232    u0/Toggle_flag_i_1__5_n_0
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.866    -0.824    u0/clk_out1
    SLICE_X1Y3           FDCE                                         r  u0/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091    -0.412    u0/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u2/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u2/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.284    u2/LED_OBUF[0]
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  u2/Toggle_flag_i_1__3/O
                         net (fo=1, routed)           0.000    -0.239    u2/Toggle_flag_i_1__3_n_0
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u2/clk_out1
    SLICE_X1Y18          FDCE                                         r  u2/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091    -0.419    u2/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u6/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u6/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.168    -0.276    u6/LED_OBUF[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u6/Toggle_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u6/Toggle_flag_i_1_n_0
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    u6/clk_out1
    SLICE_X1Y2           FDCE                                         r  u6/Toggle_flag_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091    -0.411    u6/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u1/TMR_dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u1/TMR_dout_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.335    u1/TMR_dout_reg[14]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  u1/TMR_dout[12]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.290    u1/TMR_dout[12]_i_3__0_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.224 r  u1/TMR_dout_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.224    u1/TMR_dout_reg[12]_i_1__0_n_5
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    u1/clk_out1
    SLICE_X1Y27          FDCE                                         r  u1/TMR_dout_reg[14]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.105    -0.408    u1/TMR_dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u4/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.591    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  u4/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.185    -0.266    u4/LED_OBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  u4/Toggle_flag_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    u4/Toggle_flag_i_1__1_n_0
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859    -0.831    u4/clk_out1
    SLICE_X0Y16          FDCE                                         r  u4/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091    -0.417    u4/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u1/Toggle_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.588    -0.593    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/Toggle_flag_reg/Q
                         net (fo=2, routed)           0.187    -0.265    u1/LED_OBUF[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  u1/Toggle_flag_i_1__4/O
                         net (fo=1, routed)           0.000    -0.220    u1/Toggle_flag_i_1__4_n_0
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.857    -0.833    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.091    -0.419    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[11]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[8]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[8]_i_2__2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[8]_i_1__2_n_4
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y13          FDCE                                         r  u3/TMR_dout_reg[11]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134    -0.373    u3/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u3/TMR_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/TMR_dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  u3/TMR_dout_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.278    u3/TMR_dout_reg[15]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u3/TMR_dout[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.233    u3/TMR_dout[12]_i_2__2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  u3/TMR_dout_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    u3/TMR_dout_reg[12]_i_1__2_n_4
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    u3/clk_out1
    SLICE_X2Y14          FDCE                                         r  u3/TMR_dout_reg[15]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134    -0.373    u3/TMR_dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[23]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[23]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[20]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[20]_i_2__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[20]_i_1__4_n_4
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y7           FDCE                                         r  u5/TMR_dout_reg[23]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.134    -0.370    u5/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u5/TMR_dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u5/TMR_dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u5/TMR_dout_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.275    u5/TMR_dout_reg[27]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  u5/TMR_dout[24]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.230    u5/TMR_dout[24]_i_2__4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.166 r  u5/TMR_dout_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.166    u5/TMR_dout_reg[24]_i_1__4_n_4
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u5/clk_out1
    SLICE_X2Y8           FDCE                                         r  u5/TMR_dout_reg[27]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134    -0.370    u5/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.456ns (10.501%)  route 3.886ns (89.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.886     3.466    u1/reset
    SLICE_X0Y31          FDCE                                         f  u1/Toggle_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[28]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[29]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[30]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[31]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[26]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[26]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[27]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.456ns (11.296%)  route 3.581ns (88.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.581     3.160    u1/reset
    SLICE_X1Y29          FDCE                                         f  u1/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y29          FDCE                                         r  u1/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 15.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[10]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[11]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[8]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[9]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.456ns (10.501%)  route 3.886ns (89.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.886     3.466    u1/reset
    SLICE_X0Y31          FDCE                                         f  u1/Toggle_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[28]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[29]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[30]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[31]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[26]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[26]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[27]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.456ns (11.296%)  route 3.581ns (88.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.581     3.160    u1/reset
    SLICE_X1Y29          FDCE                                         f  u1/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y29          FDCE                                         r  u1/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 15.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[10]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[11]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[8]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[9]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.456ns (10.501%)  route 3.886ns (89.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.886     3.466    u1/reset
    SLICE_X0Y31          FDCE                                         f  u1/Toggle_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[28]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[29]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[30]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[31]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.589    u1/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[26]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[26]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[27]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.456ns (11.296%)  route 3.581ns (88.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.581     3.160    u1/reset
    SLICE_X1Y29          FDCE                                         f  u1/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y29          FDCE                                         r  u1/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    18.588    u1/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 15.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[10]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[11]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[8]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[9]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    u4/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u4/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.125ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/Toggle_flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.456ns (10.501%)  route 3.886ns (89.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.886     3.466    u1/reset
    SLICE_X0Y31          FDCE                                         f  u1/Toggle_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X0Y31          FDCE                                         r  u1/Toggle_flag_reg/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.591    u1/Toggle_flag_reg
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 15.125    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[28]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.591    u1/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[29]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.591    u1/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[30]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.591    u1/TMR_dout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.512%)  route 3.882ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.882     3.461    u1/reset
    SLICE_X1Y31          FDCE                                         f  u1/TMR_dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.509    18.514    u1/clk_out1
    SLICE_X1Y31          FDCE                                         r  u1/TMR_dout_reg[31]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.591    u1/TMR_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.590    u1/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.590    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.590    u1/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.590    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[26]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.590    u1/TMR_dout_reg[26]
  -------------------------------------------------------------------
                         required time                         18.590    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.733     3.312    u1/reset
    SLICE_X1Y30          FDCE                                         f  u1/TMR_dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y30          FDCE                                         r  u1/TMR_dout_reg[27]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    18.590    u1/TMR_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         18.590    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.429ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.456ns (11.296%)  route 3.581ns (88.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         3.581     3.160    u1/reset
    SLICE_X1Y29          FDCE                                         f  u1/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508    18.513    u1/clk_out1
    SLICE_X1Y29          FDCE                                         r  u1/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    18.590    u1/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.590    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 15.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[10]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[11]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[8]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.189    -0.258    u4/reset
    SLICE_X1Y11          FDCE                                         f  u4/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    u4/clk_out1
    SLICE_X1Y11          FDCE                                         r  u4/TMR_dout_reg[9]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    u4/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.224    -0.223    u4/reset
    SLICE_X1Y9           FDCE                                         f  u4/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u4/clk_out1
    SLICE_X1Y9           FDCE                                         r  u4/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u4/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[28]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u6/TMR_dout_reg[28]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/TMR_dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X0Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.229    -0.219    u6/reset
    SLICE_X0Y9           FDCE                                         f  u6/TMR_dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    u6/clk_out1
    SLICE_X0Y9           FDCE                                         r  u6/TMR_dout_reg[29]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    u6/TMR_dout_reg[29]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.445    





