/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  reg [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [23:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [17:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [20:0] celloutsig_0_83z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  reg [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_8z[1] & celloutsig_0_3z);
  assign celloutsig_1_13z = !(1'h1 ? celloutsig_1_11z : celloutsig_1_6z[9]);
  assign celloutsig_1_11z = ~(celloutsig_1_1z | celloutsig_1_5z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] | in_data[6]);
  assign celloutsig_0_19z = ~(celloutsig_0_1z | celloutsig_0_17z);
  assign celloutsig_0_30z = ~(celloutsig_0_10z | celloutsig_0_19z);
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_5z) & (celloutsig_1_4z[1] | celloutsig_1_9z[3]));
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_5z[1]) & (celloutsig_0_9z | celloutsig_0_9z));
  assign celloutsig_0_24z = ~((celloutsig_0_13z | celloutsig_0_2z[3]) & (celloutsig_0_21z[3] | celloutsig_0_5z[2]));
  assign celloutsig_0_82z = celloutsig_0_5z[0] | celloutsig_0_20z[5];
  assign celloutsig_0_83z = { celloutsig_0_12z[8:0], celloutsig_0_11z, celloutsig_0_1z } & { celloutsig_0_8z[8:6], celloutsig_0_36z };
  assign celloutsig_0_20z = { celloutsig_0_7z[4:3], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z } & { celloutsig_0_16z[5:3], celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_9z[7], celloutsig_1_12z, celloutsig_1_11z } / { 1'h1, celloutsig_1_10z[3:2] };
  assign celloutsig_0_21z = celloutsig_0_8z[8:2] / { 1'h1, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[186:182] === { in_data[134:131], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z } >= { celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[132:121] && in_data[163:152];
  assign celloutsig_0_9z = in_data[67:56] && celloutsig_0_2z[11:0];
  assign celloutsig_1_19z = { celloutsig_1_17z[3:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_11z, 1'h1 } < { celloutsig_1_9z[7:3], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_12z[10:2], celloutsig_0_6z, celloutsig_0_9z } < { celloutsig_0_11z[8:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_5z = celloutsig_1_0z & ~(1'h1);
  assign celloutsig_1_8z = celloutsig_1_6z[8] & ~(celloutsig_1_5z);
  assign celloutsig_1_17z = { celloutsig_1_7z[2:0], celloutsig_1_11z } % { 1'h1, in_data[162:161], celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_2z[7:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_4z[1], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[8:5], 2'h3 } % { 1'h1, in_data[129:126], celloutsig_1_1z };
  assign celloutsig_0_36z = { celloutsig_0_27z[19:4], celloutsig_0_30z, celloutsig_0_14z } * { in_data[28:23], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4], celloutsig_0_3z, celloutsig_0_3z } * celloutsig_0_2z[4:2];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } * celloutsig_0_6z[8:4];
  assign celloutsig_0_8z = { celloutsig_0_2z[6:0], celloutsig_0_7z } >> celloutsig_0_6z[13:2];
  assign celloutsig_1_6z = in_data[122:111] >> { celloutsig_1_2z[7:2], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:1], celloutsig_1_1z, celloutsig_1_1z, 1'h1, celloutsig_1_5z } >> { celloutsig_1_4z[0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_12z[13], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z } >> { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[18:13] >>> in_data[35:30];
  assign celloutsig_1_2z = in_data[189:181] >>> in_data[137:129];
  assign celloutsig_0_11z = celloutsig_0_6z[12:2] >>> { celloutsig_0_6z[11:5], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[39], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = { in_data[84:78], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_6z } >>> { celloutsig_0_16z[5:2], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_4z ~^ { celloutsig_0_4z[1:0], celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_7z = celloutsig_1_6z[7:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_6z[4], celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 19'h00000;
    else if (celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] & celloutsig_0_0z[2]) | (celloutsig_0_0z[3] & in_data[29]));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
