<?xml version="1.0" encoding="UTF-8"?>
<module id="ADTF2" HW_revision="" XML_version="1" description="TI DSP to ATB Trace Wrapper">
     <register id="ADTFCSR" acronym="ADTFCSR" offset="0x000" width="32" description="Control and Status Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FLUSHTRACE" width="1" begin="7" end="7" resetval="0" description="Trace Flush." range="" rwaccess="RW">
<bitenum id="FLUSH_TRACE" value="1" token="FLUSH_TRACE" description="" />
</bitfield>
<bitfield id="RESETTRACE" width="1" begin="6" end="6" resetval="0" description="Reset the DSP Trace input interface to the ADTF." range="" rwaccess="RW">
<bitenum id="RESET" value="1" token="RESET" description="" />
</bitfield>
<bitfield id="INPUTWIDTH" width="1" begin="5" end="5" resetval="0" description="Input port width determined at synthesis" range="" rwaccess="R">
<bitenum id="PORT_WIDTH_20" value="1" token="PORT_WIDTH_20" description="" />
<bitenum id="PORT_WIDTH_10" value="0" token="PORT_WIDTH_10" description="" />
</bitfield>
<bitfield id="OVERFLOW" width="1" begin="4" end="4" resetval="0" description="Sticky status that the capture FIFO(s) have dropped at least one packet since last cleared.  " range="" rwaccess="RW">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="TRIGGEREN" width="1" begin="3" end="3" resetval="0" description="Trigger Enable Disable Register." range="" rwaccess="RW">
<bitenum id="TRIGGER" value="1" token="TRIGGER" description="" />
<bitenum id="NO_TRIGGER" value="0" token="NO_TRIGGER" description="" />
</bitfield>
<bitfield id="MULTIPACKET" width="1" begin="2" end="2" resetval="1" description="Multiple packets or a single packet to be given to ETB." range="" rwaccess="RW">
<bitenum id="3_TRACE_PACKETS" value="1" token="3_TRACE_PACKETS" description="" />
<bitenum id="1_TRACE_PACKET" value="0" token="1_TRACE_PACKET" description="" />
</bitfield>
<bitfield id="NOP_DISCARD" width="1" begin="1" end="1" resetval="1" description="Discarding NOP packets." range="" rwaccess="RW">
<bitenum id="REMOVE_NOPS" value="1" token="REMOVE_NOPS" description="" />
<bitenum id="DONT_REMOVE_NOPS" value="0" token="DONT_REMOVE_NOPS" description="" />
</bitfield>
<bitfield id="ADTFEN" width="1" begin="0" end="0" resetval="0" description="Enable/Disable ADFT2." range="" rwaccess="RW">
<bitenum id="ADFT2_FUNCTIONAL" value="1" token="ADFT2_FUNCTIONAL" description="" />
<bitenum id="DISABLED" value="0" token="DISABLED" description="" />
</bitfield>
</register>
     <register id="ADTFTID" acronym="ADTFTID" offset="0x400" width="32" description="Trace ID Register">
<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ATID" width="7" begin="6" end="0" resetval="96" description="The ATID to output with valid trace data on the ATP interface." range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTOR" acronym="INTOR" offset="0xEF8" width="32" description="Integration Output Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMOUTPUTS" width="12" begin="27" end="16" resetval="511" description="This field shall indicate the highest index of output terminals on the component" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEGEN" width="1" begin="12" end="12" resetval="0" description="When IntegEn=1, the integration outputs shall be enabled" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="OUTBIT_SELECT" width="12" begin="11" end="0" resetval="0" description="This field shall selects the output bit to set high.  " range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTIR" acronym="INTIR" offset="0xEFC" width="32" description="Integration Input Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMINPUTS" width="12" begin="27" end="16" resetval="511" description="This field shall indicate the highest index of input terminals on the component" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VALUE" width="1" begin="12" end="12" resetval="0" description="This bit shall return the value of the selected input terminal" range="" rwaccess="R"></bitfield>
<bitfield id="INBIT_SELECT" width="12" begin="11" end="0" resetval="0" description="This field shall selects the input bit to read.    " range="" rwaccess="RW"></bitfield>
</register>
     <register id="INTCR" acronym="INTCR" offset="0xF00" width="32" description="Integration Mode Control Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ITM" width="1" begin="0" end="0" resetval="0" description="When ITM=1, the ADTF2 shall be put into Integration Test Mode." range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
</register>
     <register id="CTSR" acronym="CTSR" offset="0xFA0" width="32" description="Claim Tag Set Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLAIM_TAG_SET" width="1" begin="0" end="0" resetval="1" description="Writing a 1 shall sets the Claim Tag Value bit.  " range="" rwaccess="RW">
<bitenum id="SETCTV" value="1" token="SETCTV" description="" />
</bitfield>
</register>
     <register id="CTCR" acronym="CTCR" offset="0xFA4" width="32" description="Claim Tag Clear Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLAIM_TAG_CLEAR" width="1" begin="0" end="0" resetval="0" description="Writing a 1 shall clear the Claim Tag Value bit.  " range="" rwaccess="RW">
<bitenum id="CLEARCTV" value="1" token="CLEARCTV" description="" />
</bitfield>
</register>
     <register id="LAR" acronym="LAR" offset="0xFB0" width="32" description="Lock Access Register ">
<bitfield id="WRITE_ACCESS_CODE" width="32" begin="31" end="0" resetval="0" description="Writing 0xC5ACCE55 will unlock module for application access" range="" rwaccess="W">
<bitenum id="ENABLE" value="3316436565" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="LSR" acronym="LSR" offset="0xFB4" width="32" description="Lock Status Register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="8_BIT_LOCK" width="1" begin="2" end="2" resetval="0" description="8bit or 32 bit LAR" range="" rwaccess="R">
<bitenum id="8_BIT" value="1" token="8_BIT" description="" />
<bitenum id="32_BIT" value="0" token="32_BIT" description="" />
</bitfield>
<bitfield id="LOCK_STATUS" width="1" begin="1" end="1" resetval="1" description="Lock Status" range="" rwaccess="R">
<bitenum id="LOCKED" value="1" token="LOCKED" description="" />
<bitenum id="UNLOCKED" value="0" token="UNLOCKED" description="" />
</bitfield>
<bitfield id="LOCK_IMPLEMENTED" width="1" begin="0" end="0" resetval="1" description="Is locking mechanism present" range="" rwaccess="R">
<bitenum id="NO_LOCK" value="0" token="NO_LOCK" description="" />
<bitenum id="LOCK_MECH" value="1" token="LOCK_MECH" description="" />
</bitfield>
</register>
     <register id="ASR" acronym="ASR" offset="0xFB8" width="32" description="Authentication Status Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SEC_NI_DEBUG_STATUS" width="2" begin="7" end="6" resetval="0" description="The Secure Non-Invasive Debug Status shall return 00.  " range="" rwaccess="R "></bitfield>
<bitfield id="SEC_I_DEBUG_STATUS" width="2" begin="5" end="4" resetval="0" description="The Secure Invasive Debug Status shall return 00.  " range="" rwaccess="R "></bitfield>
<bitfield id="NON_SEC_NI_DEBUG_STATUS" width="2" begin="3" end="2" resetval="0" description="The Non-Secure Non-Invasive Debug Status shall return 00.  " range="" rwaccess="R "></bitfield>
<bitfield id="NON_SEC_I_DEBUG_STATUS" width="2" begin="1" end="0" resetval="0" description="The Non-Secure Invasive Debug Status shall return 00.  " range="" rwaccess="R "></bitfield>
</register>
     <register id="DCR" acronym="DCR" offset="0xFC8" width="32" description="Device Configuration Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MAJOR_REV" width="4" begin="7" end="4" resetval="2" description="Major revision of the ADTF" range="" rwaccess="R"></bitfield>
<bitfield id="MINOR_REV" width="4" begin="3" end="0" resetval="0" description="Minor revision of the ADTF" range="" rwaccess="R"></bitfield>
</register>
     <register id="DTIR" acronym="DTIR" offset="0xFCC" width="32" description="Device Type Identifier Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SUB_TYPE" width="4" begin="7" end="4" resetval="2" description="Indicates source is DSP" range="" rwaccess="R"></bitfield>
<bitfield id="MAIN_CLASS" width="4" begin="3" end="0" resetval="3" description="Indicates the module is a trace source" range="" rwaccess="R"></bitfield>
</register>
     <register id="PID4" acronym="PID4" offset="0xFD0" width="32" description="Peripheral ID4">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID4_JEP106CC" width="4" begin="3" end="0" resetval="0" description="JEP106 Continuation Code" range="" rwaccess="R"></bitfield>
</register>
     <register id="PID0" acronym="PID0" offset="0xFE0" width="32" description="Peripheral ID0">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID0" width="8" begin="7" end="0" resetval="223" description="Part Number 0 (Middle and Lower BCD value of Device Number)" range="" rwaccess="R"></bitfield>
</register>
     <register id="PID1" acronym="PID1" offset="0xFE4" width="32" description="Peripheral ID1">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID1_JEP106IC" width="4" begin="7" end="4" resetval="7" description="JEP106 identity code [3:0]" range="" rwaccess="R"></bitfield>
<bitfield id="PID1_PN1" width="4" begin="3" end="0" resetval="10" description="Part Number 1 (Upper BCD value of Device Number)" range="" rwaccess="R"></bitfield>
</register>
     <register id="PID2" acronym="PID2" offset="0xFE8" width="32" description="Peripheral ID2">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID2_REV" width="4" begin="7" end="4" resetval="0" description="Revision Â– Revision Number of Peripheral." range="" rwaccess="R"></bitfield>
<bitfield id="PID2_JEDEC" width="1" begin="3" end="3" resetval="1" description="Indicates that a JEDEC assigned value is used" range="" rwaccess="R"></bitfield>
<bitfield id="PID2_JEP106IC" width="3" begin="2" end="0" resetval="1" description="JEP106 identity code [6:4]" range="" rwaccess="R"></bitfield>
</register>
     <register id="PID3" acronym="PID3" offset="0xFEC" width="32" description="Peripheral ID3">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID3_REVAND" width="4" begin="7" end="4" resetval="0" description="RevAnd (at top level)" range="" rwaccess="R"></bitfield>
<bitfield id="PID3_CUSTOM" width="4" begin="3" end="0" resetval="0" description="Customer Modified" range="" rwaccess="R"></bitfield>
</register>
     <register id="CID0" acronym="CID0" offset="0xFF0" width="32" description="Component ID0">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CID0" width="8" begin="7" end="0" resetval="13" description="This register shall return Preamble value 0x0D" range="" rwaccess="R"></bitfield>
</register>
     <register id="CID1" acronym="CID1" offset="0xFF4" width="32" description="Component ID1">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CID1" width="8" begin="7" end="0" resetval="144" description="This register shall return Preamble value 0x90" range="" rwaccess="R"></bitfield>
</register>
     <register id="CID2" acronym="CID2" offset="0xFF8" width="32" description="Component ID2">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CID2" width="8" begin="7" end="0" resetval="5" description="This register shall return Preamble value 0x05" range="" rwaccess="R"></bitfield>
</register>
     <register id="CID3" acronym="CID3" offset="0xFFC" width="32" description="Component ID3">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CID3" width="8" begin="7" end="0" resetval="177" description="This register shall return Preamble value 0xB1" range="" rwaccess="R"></bitfield>
</register>
</module>
