
ModemTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800487c  0800487c  0001487c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080049d8  080049d8  000149d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080049e0  080049e0  000149e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080049e4  080049e4  000149e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  080049e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00004ac8  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20004b38  20004b38  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001ee94  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003eaf  00000000  00000000  0003ef34  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d699  00000000  00000000  00042de3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001148  00000000  00000000  00050480  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001668  00000000  00000000  000515c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009130  00000000  00000000  00052c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006f15  00000000  00000000  0005bd60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00062c75  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003618  00000000  00000000  00062cf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004864 	.word	0x08004864

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004864 	.word	0x08004864

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <HAL_Init+0x30>)
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800059a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005a2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005aa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ac:	2003      	movs	r0, #3
 80005ae:	f000 f81b 	bl	80005e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f003 fad4 	bl	8003b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b8:	f003 fa34 	bl	8003a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80005bc:	2000      	movs	r0, #0
 80005be:	bd08      	pop	{r3, pc}
 80005c0:	40023c00 	.word	0x40023c00

080005c4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005c4:	4a03      	ldr	r2, [pc, #12]	; (80005d4 <HAL_IncTick+0x10>)
 80005c6:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <HAL_IncTick+0x14>)
 80005c8:	6811      	ldr	r1, [r2, #0]
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	440b      	add	r3, r1
 80005ce:	6013      	str	r3, [r2, #0]
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	2000499c 	.word	0x2000499c
 80005d8:	20000000 	.word	0x20000000

080005dc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005dc:	4b01      	ldr	r3, [pc, #4]	; (80005e4 <HAL_GetTick+0x8>)
 80005de:	6818      	ldr	r0, [r3, #0]
}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	2000499c 	.word	0x2000499c

080005e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e8:	4a07      	ldr	r2, [pc, #28]	; (8000608 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	0c1b      	lsrs	r3, r3, #16
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005f8:	0200      	lsls	r0, r0, #8
 80005fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000602:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000604:	60d3      	str	r3, [r2, #12]
 8000606:	4770      	bx	lr
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800060c:	4b17      	ldr	r3, [pc, #92]	; (800066c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	68dc      	ldr	r4, [r3, #12]
 8000612:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000616:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800061a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800061c:	2b04      	cmp	r3, #4
 800061e:	bf28      	it	cs
 8000620:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000624:	f04f 0501 	mov.w	r5, #1
 8000628:	fa05 f303 	lsl.w	r3, r5, r3
 800062c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000630:	bf8c      	ite	hi
 8000632:	3c03      	subhi	r4, #3
 8000634:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000636:	4019      	ands	r1, r3
 8000638:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800063a:	fa05 f404 	lsl.w	r4, r5, r4
 800063e:	3c01      	subs	r4, #1
 8000640:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000642:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	ea42 0201 	orr.w	r2, r2, r1
 8000648:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	bfad      	iteet	ge
 800064e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	f000 000f 	andlt.w	r0, r0, #15
 8000656:	4b06      	ldrlt	r3, [pc, #24]	; (8000670 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000658:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065c:	bfb5      	itete	lt
 800065e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000660:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000662:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00
 8000670:	e000ed14 	.word	0xe000ed14

08000674 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000674:	2800      	cmp	r0, #0
 8000676:	db08      	blt.n	800068a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000678:	0942      	lsrs	r2, r0, #5
 800067a:	2301      	movs	r3, #1
 800067c:	f000 001f 	and.w	r0, r0, #31
 8000680:	fa03 f000 	lsl.w	r0, r3, r0
 8000684:	4b01      	ldr	r3, [pc, #4]	; (800068c <HAL_NVIC_EnableIRQ+0x18>)
 8000686:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800068a:	4770      	bx	lr
 800068c:	e000e100 	.word	0xe000e100

08000690 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000690:	6803      	ldr	r3, [r0, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000698:	f023 0303 	bic.w	r3, r3, #3
 800069c:	2118      	movs	r1, #24
 800069e:	3a10      	subs	r2, #16
 80006a0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006a4:	4904      	ldr	r1, [pc, #16]	; (80006b8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80006a6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80006a8:	bf88      	it	hi
 80006aa:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006ac:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80006ae:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006b0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80006b2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	0800487c 	.word	0x0800487c

080006bc <HAL_DMA_Init>:
{
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006c0:	f7ff ff8c 	bl	80005dc <HAL_GetTick>
 80006c4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80006c6:	2c00      	cmp	r4, #0
 80006c8:	d071      	beq.n	80007ae <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80006ca:	2300      	movs	r3, #0
 80006cc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80006d0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80006d2:	2302      	movs	r3, #2
 80006d4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80006d8:	6813      	ldr	r3, [r2, #0]
 80006da:	f023 0301 	bic.w	r3, r3, #1
 80006de:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80006e0:	6821      	ldr	r1, [r4, #0]
 80006e2:	680b      	ldr	r3, [r1, #0]
 80006e4:	07d8      	lsls	r0, r3, #31
 80006e6:	d43c      	bmi.n	8000762 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80006e8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006ea:	4d32      	ldr	r5, [pc, #200]	; (80007b4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006ec:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80006ee:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006f0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006f2:	68a3      	ldr	r3, [r4, #8]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	68e2      	ldr	r2, [r4, #12]
 80006f8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80006fa:	6922      	ldr	r2, [r4, #16]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	6962      	ldr	r2, [r4, #20]
 8000700:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000702:	69e2      	ldr	r2, [r4, #28]
 8000704:	4303      	orrs	r3, r0
 8000706:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8000708:	6a22      	ldr	r2, [r4, #32]
 800070a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800070c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800070e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000710:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000714:	bf01      	itttt	eq
 8000716:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000718:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800071a:	4335      	orreq	r5, r6
 800071c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800071e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8000720:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000722:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000724:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000728:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800072c:	d10b      	bne.n	8000746 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800072e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000730:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8000732:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000734:	b13d      	cbz	r5, 8000746 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000736:	b9f8      	cbnz	r0, 8000778 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8000738:	2a01      	cmp	r2, #1
 800073a:	d02d      	beq.n	8000798 <HAL_DMA_Init+0xdc>
 800073c:	d301      	bcc.n	8000742 <HAL_DMA_Init+0x86>
 800073e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000740:	d101      	bne.n	8000746 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000742:	01ea      	lsls	r2, r5, #7
 8000744:	d42b      	bmi.n	800079e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8000746:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000748:	4620      	mov	r0, r4
 800074a:	f7ff ffa1 	bl	8000690 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800074e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000750:	233f      	movs	r3, #63	; 0x3f
 8000752:	4093      	lsls	r3, r2
 8000754:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000756:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000758:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800075a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800075c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000760:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000762:	f7ff ff3b 	bl	80005dc <HAL_GetTick>
 8000766:	1b40      	subs	r0, r0, r5
 8000768:	2805      	cmp	r0, #5
 800076a:	d9b9      	bls.n	80006e0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800076c:	2320      	movs	r3, #32
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000770:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8000772:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000776:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000778:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800077c:	d113      	bne.n	80007a6 <HAL_DMA_Init+0xea>
    switch (tmp)
 800077e:	2a03      	cmp	r2, #3
 8000780:	d8e1      	bhi.n	8000746 <HAL_DMA_Init+0x8a>
 8000782:	a001      	add	r0, pc, #4	; (adr r0, 8000788 <HAL_DMA_Init+0xcc>)
 8000784:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000788:	0800079f 	.word	0x0800079f
 800078c:	08000743 	.word	0x08000743
 8000790:	0800079f 	.word	0x0800079f
 8000794:	08000799 	.word	0x08000799
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000798:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800079c:	d1d3      	bne.n	8000746 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800079e:	2340      	movs	r3, #64	; 0x40
 80007a0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80007a2:	2001      	movs	r0, #1
 80007a4:	e7e5      	b.n	8000772 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80007a6:	2a02      	cmp	r2, #2
 80007a8:	d9f9      	bls.n	800079e <HAL_DMA_Init+0xe2>
 80007aa:	2a03      	cmp	r2, #3
 80007ac:	e7c8      	b.n	8000740 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80007ae:	2001      	movs	r0, #1
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	bf00      	nop
 80007b4:	f010803f 	.word	0xf010803f

080007b8 <HAL_DMA_Start_IT>:
{
 80007b8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80007ba:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80007be:	2c01      	cmp	r4, #1
 80007c0:	d036      	beq.n	8000830 <HAL_DMA_Start_IT+0x78>
 80007c2:	2401      	movs	r4, #1
 80007c4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80007c8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80007cc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80007ce:	2c01      	cmp	r4, #1
 80007d0:	f04f 0500 	mov.w	r5, #0
 80007d4:	f04f 0402 	mov.w	r4, #2
 80007d8:	d128      	bne.n	800082c <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80007da:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80007de:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007e0:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80007e2:	6825      	ldr	r5, [r4, #0]
 80007e4:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80007e8:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80007ea:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80007ec:	6883      	ldr	r3, [r0, #8]
 80007ee:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80007f0:	bf0e      	itee	eq
 80007f2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80007f4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80007f6:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007f8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80007fa:	bf08      	it	eq
 80007fc:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007fe:	233f      	movs	r3, #63	; 0x3f
 8000800:	4093      	lsls	r3, r2
 8000802:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000804:	6823      	ldr	r3, [r4, #0]
 8000806:	f043 0316 	orr.w	r3, r3, #22
 800080a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800080c:	6963      	ldr	r3, [r4, #20]
 800080e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000812:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000814:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000816:	b11b      	cbz	r3, 8000820 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000818:	6823      	ldr	r3, [r4, #0]
 800081a:	f043 0308 	orr.w	r3, r3, #8
 800081e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000820:	6823      	ldr	r3, [r4, #0]
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000828:	2000      	movs	r0, #0
 800082a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800082c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8000830:	2002      	movs	r0, #2
}
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000834:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000838:	2b02      	cmp	r3, #2
 800083a:	d003      	beq.n	8000844 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800083c:	2380      	movs	r3, #128	; 0x80
 800083e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000840:	2001      	movs	r0, #1
 8000842:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8000844:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000846:	2305      	movs	r3, #5
 8000848:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800084c:	6813      	ldr	r3, [r2, #0]
 800084e:	f023 0301 	bic.w	r3, r3, #1
 8000852:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000854:	2000      	movs	r0, #0
}
 8000856:	4770      	bx	lr

08000858 <HAL_DMA_IRQHandler>:
{
 8000858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800085a:	2300      	movs	r3, #0
 800085c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800085e:	4b5a      	ldr	r3, [pc, #360]	; (80009c8 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000860:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8000862:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000864:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8000866:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000868:	2208      	movs	r2, #8
 800086a:	409a      	lsls	r2, r3
 800086c:	4216      	tst	r6, r2
{
 800086e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000870:	d00c      	beq.n	800088c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000872:	6801      	ldr	r1, [r0, #0]
 8000874:	6808      	ldr	r0, [r1, #0]
 8000876:	0740      	lsls	r0, r0, #29
 8000878:	d508      	bpl.n	800088c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800087a:	6808      	ldr	r0, [r1, #0]
 800087c:	f020 0004 	bic.w	r0, r0, #4
 8000880:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000882:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000884:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000886:	f042 0201 	orr.w	r2, r2, #1
 800088a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800088c:	2201      	movs	r2, #1
 800088e:	409a      	lsls	r2, r3
 8000890:	4216      	tst	r6, r2
 8000892:	d008      	beq.n	80008a6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000894:	6821      	ldr	r1, [r4, #0]
 8000896:	6949      	ldr	r1, [r1, #20]
 8000898:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800089a:	bf41      	itttt	mi
 800089c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800089e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80008a0:	f042 0202 	orrmi.w	r2, r2, #2
 80008a4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80008a6:	2204      	movs	r2, #4
 80008a8:	409a      	lsls	r2, r3
 80008aa:	4216      	tst	r6, r2
 80008ac:	d008      	beq.n	80008c0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80008ae:	6821      	ldr	r1, [r4, #0]
 80008b0:	6809      	ldr	r1, [r1, #0]
 80008b2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80008b4:	bf41      	itttt	mi
 80008b6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80008b8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80008ba:	f042 0204 	orrmi.w	r2, r2, #4
 80008be:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80008c0:	2210      	movs	r2, #16
 80008c2:	409a      	lsls	r2, r3
 80008c4:	4216      	tst	r6, r2
 80008c6:	d010      	beq.n	80008ea <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80008c8:	6823      	ldr	r3, [r4, #0]
 80008ca:	6819      	ldr	r1, [r3, #0]
 80008cc:	0709      	lsls	r1, r1, #28
 80008ce:	d50c      	bpl.n	80008ea <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80008d0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	0350      	lsls	r0, r2, #13
 80008d6:	d535      	bpl.n	8000944 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	0319      	lsls	r1, r3, #12
 80008dc:	d401      	bmi.n	80008e2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80008de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80008e0:	e000      	b.n	80008e4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80008e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80008e4:	b10b      	cbz	r3, 80008ea <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80008e6:	4620      	mov	r0, r4
 80008e8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80008ea:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80008ec:	2220      	movs	r2, #32
 80008ee:	408a      	lsls	r2, r1
 80008f0:	4216      	tst	r6, r2
 80008f2:	d038      	beq.n	8000966 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80008f4:	6823      	ldr	r3, [r4, #0]
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	06c6      	lsls	r6, r0, #27
 80008fa:	d534      	bpl.n	8000966 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80008fc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80008fe:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000902:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000904:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000906:	d125      	bne.n	8000954 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000908:	f022 0216 	bic.w	r2, r2, #22
 800090c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800090e:	695a      	ldr	r2, [r3, #20]
 8000910:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000914:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000916:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000918:	b90a      	cbnz	r2, 800091e <HAL_DMA_IRQHandler+0xc6>
 800091a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800091c:	b11a      	cbz	r2, 8000926 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	f022 0208 	bic.w	r2, r2, #8
 8000924:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000926:	233f      	movs	r3, #63	; 0x3f
 8000928:	408b      	lsls	r3, r1
 800092a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800092c:	2300      	movs	r3, #0
 800092e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000932:	2301      	movs	r3, #1
 8000934:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000938:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800093a:	b10b      	cbz	r3, 8000940 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800093c:	4620      	mov	r0, r4
 800093e:	4798      	blx	r3
}
 8000940:	b003      	add	sp, #12
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000948:	bf5e      	ittt	pl
 800094a:	681a      	ldrpl	r2, [r3, #0]
 800094c:	f022 0208 	bicpl.w	r2, r2, #8
 8000950:	601a      	strpl	r2, [r3, #0]
 8000952:	e7c4      	b.n	80008de <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000954:	0350      	lsls	r0, r2, #13
 8000956:	d528      	bpl.n	80009aa <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	0319      	lsls	r1, r3, #12
 800095c:	d432      	bmi.n	80009c4 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800095e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000960:	b10b      	cbz	r3, 8000966 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8000962:	4620      	mov	r0, r4
 8000964:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000966:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000968:	2b00      	cmp	r3, #0
 800096a:	d0e9      	beq.n	8000940 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800096c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800096e:	07da      	lsls	r2, r3, #31
 8000970:	d519      	bpl.n	80009a6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000972:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8000974:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8000976:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800097a:	6813      	ldr	r3, [r2, #0]
 800097c:	f023 0301 	bic.w	r3, r3, #1
 8000980:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000982:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000986:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 800098a:	9b01      	ldr	r3, [sp, #4]
 800098c:	3301      	adds	r3, #1
 800098e:	429f      	cmp	r7, r3
 8000990:	9301      	str	r3, [sp, #4]
 8000992:	d302      	bcc.n	800099a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000994:	6813      	ldr	r3, [r2, #0]
 8000996:	07db      	lsls	r3, r3, #31
 8000998:	d4f7      	bmi.n	800098a <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800099a:	2300      	movs	r3, #0
 800099c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80009a0:	2301      	movs	r3, #1
 80009a2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80009a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80009a8:	e7c7      	b.n	800093a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80009b0:	d108      	bne.n	80009c4 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80009b2:	6819      	ldr	r1, [r3, #0]
 80009b4:	f021 0110 	bic.w	r1, r1, #16
 80009b8:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80009ba:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80009bc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80009c0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80009c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80009c6:	e7cb      	b.n	8000960 <HAL_DMA_IRQHandler+0x108>
 80009c8:	20000008 	.word	0x20000008

080009cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009d2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000b84 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009d8:	4a68      	ldr	r2, [pc, #416]	; (8000b7c <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009da:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000b88 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009de:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009e0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80009e2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009e6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80009e8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ec:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80009f0:	45b6      	cmp	lr, r6
 80009f2:	f040 80ae 	bne.w	8000b52 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009f6:	684c      	ldr	r4, [r1, #4]
 80009f8:	f024 0710 	bic.w	r7, r4, #16
 80009fc:	2f02      	cmp	r7, #2
 80009fe:	d116      	bne.n	8000a2e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000a00:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000a04:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a08:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000a0c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a10:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000a14:	f04f 0c0f 	mov.w	ip, #15
 8000a18:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000a1c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a20:	690d      	ldr	r5, [r1, #16]
 8000a22:	fa05 f50b 	lsl.w	r5, r5, fp
 8000a26:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000a2a:	f8ca 5020 	str.w	r5, [sl, #32]
 8000a2e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a32:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000a34:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a38:	fa05 f50a 	lsl.w	r5, r5, sl
 8000a3c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a3e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a42:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a46:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a4a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a4c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a50:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000a52:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a56:	d811      	bhi.n	8000a7c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000a58:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a5a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a5e:	68cf      	ldr	r7, [r1, #12]
 8000a60:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000a64:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000a68:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000a6a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a6c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000a70:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000a74:	409f      	lsls	r7, r3
 8000a76:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000a7a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000a7c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a7e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a80:	688f      	ldr	r7, [r1, #8]
 8000a82:	fa07 f70a 	lsl.w	r7, r7, sl
 8000a86:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000a88:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a8a:	00e5      	lsls	r5, r4, #3
 8000a8c:	d561      	bpl.n	8000b52 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8e:	f04f 0b00 	mov.w	fp, #0
 8000a92:	f8cd b00c 	str.w	fp, [sp, #12]
 8000a96:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a9a:	4d39      	ldr	r5, [pc, #228]	; (8000b80 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000aa0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000aa4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000aa8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000aac:	9703      	str	r7, [sp, #12]
 8000aae:	9f03      	ldr	r7, [sp, #12]
 8000ab0:	f023 0703 	bic.w	r7, r3, #3
 8000ab4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000ab8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000abc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000ac0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ac4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000ac8:	f04f 0e0f 	mov.w	lr, #15
 8000acc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ad0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ad2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ad6:	d043      	beq.n	8000b60 <HAL_GPIO_Init+0x194>
 8000ad8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000adc:	42a8      	cmp	r0, r5
 8000ade:	d041      	beq.n	8000b64 <HAL_GPIO_Init+0x198>
 8000ae0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ae4:	42a8      	cmp	r0, r5
 8000ae6:	d03f      	beq.n	8000b68 <HAL_GPIO_Init+0x19c>
 8000ae8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000aec:	42a8      	cmp	r0, r5
 8000aee:	d03d      	beq.n	8000b6c <HAL_GPIO_Init+0x1a0>
 8000af0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000af4:	42a8      	cmp	r0, r5
 8000af6:	d03b      	beq.n	8000b70 <HAL_GPIO_Init+0x1a4>
 8000af8:	4548      	cmp	r0, r9
 8000afa:	d03b      	beq.n	8000b74 <HAL_GPIO_Init+0x1a8>
 8000afc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000b00:	42a8      	cmp	r0, r5
 8000b02:	d039      	beq.n	8000b78 <HAL_GPIO_Init+0x1ac>
 8000b04:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b08:	42a8      	cmp	r0, r5
 8000b0a:	bf14      	ite	ne
 8000b0c:	2508      	movne	r5, #8
 8000b0e:	2507      	moveq	r5, #7
 8000b10:	fa05 f50c 	lsl.w	r5, r5, ip
 8000b14:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b18:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000b1a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000b1c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b1e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000b22:	bf0c      	ite	eq
 8000b24:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b26:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000b28:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000b2a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b2c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000b30:	bf0c      	ite	eq
 8000b32:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b34:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000b36:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b38:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b3a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000b3e:	bf0c      	ite	eq
 8000b40:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000b42:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000b44:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000b46:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b48:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000b4a:	bf54      	ite	pl
 8000b4c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000b4e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000b50:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b52:	3301      	adds	r3, #1
 8000b54:	2b10      	cmp	r3, #16
 8000b56:	f47f af44 	bne.w	80009e2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000b5a:	b005      	add	sp, #20
 8000b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b60:	465d      	mov	r5, fp
 8000b62:	e7d5      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b64:	2501      	movs	r5, #1
 8000b66:	e7d3      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b68:	2502      	movs	r5, #2
 8000b6a:	e7d1      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b6c:	2503      	movs	r5, #3
 8000b6e:	e7cf      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b70:	2504      	movs	r5, #4
 8000b72:	e7cd      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b74:	2505      	movs	r5, #5
 8000b76:	e7cb      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b78:	2506      	movs	r5, #6
 8000b7a:	e7c9      	b.n	8000b10 <HAL_GPIO_Init+0x144>
 8000b7c:	40013c00 	.word	0x40013c00
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40021400 	.word	0x40021400

08000b8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b8c:	b10a      	cbz	r2, 8000b92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b8e:	6181      	str	r1, [r0, #24]
 8000b90:	4770      	bx	lr
 8000b92:	0409      	lsls	r1, r1, #16
 8000b94:	e7fb      	b.n	8000b8e <HAL_GPIO_WritePin+0x2>
	...

08000b98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b9c:	4604      	mov	r4, r0
 8000b9e:	b918      	cbnz	r0, 8000ba8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000ba0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000ba2:	b002      	add	sp, #8
 8000ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ba8:	6803      	ldr	r3, [r0, #0]
 8000baa:	07dd      	lsls	r5, r3, #31
 8000bac:	d410      	bmi.n	8000bd0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	0798      	lsls	r0, r3, #30
 8000bb2:	d458      	bmi.n	8000c66 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bb4:	6823      	ldr	r3, [r4, #0]
 8000bb6:	071a      	lsls	r2, r3, #28
 8000bb8:	f100 809a 	bmi.w	8000cf0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	075b      	lsls	r3, r3, #29
 8000bc0:	f100 80b8 	bmi.w	8000d34 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bc4:	69a2      	ldr	r2, [r4, #24]
 8000bc6:	2a00      	cmp	r2, #0
 8000bc8:	f040 8119 	bne.w	8000dfe <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000bcc:	2000      	movs	r0, #0
 8000bce:	e7e8      	b.n	8000ba2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bd0:	4ba6      	ldr	r3, [pc, #664]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	f002 020c 	and.w	r2, r2, #12
 8000bd8:	2a04      	cmp	r2, #4
 8000bda:	d007      	beq.n	8000bec <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bdc:	689a      	ldr	r2, [r3, #8]
 8000bde:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000be2:	2a08      	cmp	r2, #8
 8000be4:	d10a      	bne.n	8000bfc <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	0259      	lsls	r1, r3, #9
 8000bea:	d507      	bpl.n	8000bfc <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bec:	4b9f      	ldr	r3, [pc, #636]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	039a      	lsls	r2, r3, #14
 8000bf2:	d5dc      	bpl.n	8000bae <HAL_RCC_OscConfig+0x16>
 8000bf4:	6863      	ldr	r3, [r4, #4]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1d9      	bne.n	8000bae <HAL_RCC_OscConfig+0x16>
 8000bfa:	e7d1      	b.n	8000ba0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bfc:	6863      	ldr	r3, [r4, #4]
 8000bfe:	4d9b      	ldr	r5, [pc, #620]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c04:	d111      	bne.n	8000c2a <HAL_RCC_OscConfig+0x92>
 8000c06:	682b      	ldr	r3, [r5, #0]
 8000c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c0c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c0e:	f7ff fce5 	bl	80005dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c12:	4d96      	ldr	r5, [pc, #600]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000c14:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c16:	682b      	ldr	r3, [r5, #0]
 8000c18:	039b      	lsls	r3, r3, #14
 8000c1a:	d4c8      	bmi.n	8000bae <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c1c:	f7ff fcde 	bl	80005dc <HAL_GetTick>
 8000c20:	1b80      	subs	r0, r0, r6
 8000c22:	2864      	cmp	r0, #100	; 0x64
 8000c24:	d9f7      	bls.n	8000c16 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000c26:	2003      	movs	r0, #3
 8000c28:	e7bb      	b.n	8000ba2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c2a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c2e:	d104      	bne.n	8000c3a <HAL_RCC_OscConfig+0xa2>
 8000c30:	682b      	ldr	r3, [r5, #0]
 8000c32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c36:	602b      	str	r3, [r5, #0]
 8000c38:	e7e5      	b.n	8000c06 <HAL_RCC_OscConfig+0x6e>
 8000c3a:	682a      	ldr	r2, [r5, #0]
 8000c3c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000c40:	602a      	str	r2, [r5, #0]
 8000c42:	682a      	ldr	r2, [r5, #0]
 8000c44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c48:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1df      	bne.n	8000c0e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000c4e:	f7ff fcc5 	bl	80005dc <HAL_GetTick>
 8000c52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c54:	682b      	ldr	r3, [r5, #0]
 8000c56:	039f      	lsls	r7, r3, #14
 8000c58:	d5a9      	bpl.n	8000bae <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c5a:	f7ff fcbf 	bl	80005dc <HAL_GetTick>
 8000c5e:	1b80      	subs	r0, r0, r6
 8000c60:	2864      	cmp	r0, #100	; 0x64
 8000c62:	d9f7      	bls.n	8000c54 <HAL_RCC_OscConfig+0xbc>
 8000c64:	e7df      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c66:	4b81      	ldr	r3, [pc, #516]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000c68:	689a      	ldr	r2, [r3, #8]
 8000c6a:	f012 0f0c 	tst.w	r2, #12
 8000c6e:	d007      	beq.n	8000c80 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c70:	689a      	ldr	r2, [r3, #8]
 8000c72:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c76:	2a08      	cmp	r2, #8
 8000c78:	d111      	bne.n	8000c9e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	025e      	lsls	r6, r3, #9
 8000c7e:	d40e      	bmi.n	8000c9e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c80:	4b7a      	ldr	r3, [pc, #488]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	0795      	lsls	r5, r2, #30
 8000c86:	d502      	bpl.n	8000c8e <HAL_RCC_OscConfig+0xf6>
 8000c88:	68e2      	ldr	r2, [r4, #12]
 8000c8a:	2a01      	cmp	r2, #1
 8000c8c:	d188      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	6921      	ldr	r1, [r4, #16]
 8000c92:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000c96:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000c9a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c9c:	e78a      	b.n	8000bb4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c9e:	68e2      	ldr	r2, [r4, #12]
 8000ca0:	4b73      	ldr	r3, [pc, #460]	; (8000e70 <HAL_RCC_OscConfig+0x2d8>)
 8000ca2:	b1b2      	cbz	r2, 8000cd2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fc98 	bl	80005dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cac:	4d6f      	ldr	r5, [pc, #444]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000cae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb0:	682b      	ldr	r3, [r5, #0]
 8000cb2:	0798      	lsls	r0, r3, #30
 8000cb4:	d507      	bpl.n	8000cc6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb6:	682b      	ldr	r3, [r5, #0]
 8000cb8:	6922      	ldr	r2, [r4, #16]
 8000cba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000cbe:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000cc2:	602b      	str	r3, [r5, #0]
 8000cc4:	e776      	b.n	8000bb4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc6:	f7ff fc89 	bl	80005dc <HAL_GetTick>
 8000cca:	1b80      	subs	r0, r0, r6
 8000ccc:	2802      	cmp	r0, #2
 8000cce:	d9ef      	bls.n	8000cb0 <HAL_RCC_OscConfig+0x118>
 8000cd0:	e7a9      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000cd2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fc82 	bl	80005dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd8:	4d64      	ldr	r5, [pc, #400]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000cda:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cdc:	682b      	ldr	r3, [r5, #0]
 8000cde:	0799      	lsls	r1, r3, #30
 8000ce0:	f57f af68 	bpl.w	8000bb4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ce4:	f7ff fc7a 	bl	80005dc <HAL_GetTick>
 8000ce8:	1b80      	subs	r0, r0, r6
 8000cea:	2802      	cmp	r0, #2
 8000cec:	d9f6      	bls.n	8000cdc <HAL_RCC_OscConfig+0x144>
 8000cee:	e79a      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000cf0:	6962      	ldr	r2, [r4, #20]
 8000cf2:	4b60      	ldr	r3, [pc, #384]	; (8000e74 <HAL_RCC_OscConfig+0x2dc>)
 8000cf4:	b17a      	cbz	r2, 8000d16 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cfa:	f7ff fc6f 	bl	80005dc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfe:	4d5b      	ldr	r5, [pc, #364]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d00:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d02:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000d04:	079f      	lsls	r7, r3, #30
 8000d06:	f53f af59 	bmi.w	8000bbc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d0a:	f7ff fc67 	bl	80005dc <HAL_GetTick>
 8000d0e:	1b80      	subs	r0, r0, r6
 8000d10:	2802      	cmp	r0, #2
 8000d12:	d9f6      	bls.n	8000d02 <HAL_RCC_OscConfig+0x16a>
 8000d14:	e787      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000d16:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d18:	f7ff fc60 	bl	80005dc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1c:	4d53      	ldr	r5, [pc, #332]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d1e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d20:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000d22:	0798      	lsls	r0, r3, #30
 8000d24:	f57f af4a 	bpl.w	8000bbc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d28:	f7ff fc58 	bl	80005dc <HAL_GetTick>
 8000d2c:	1b80      	subs	r0, r0, r6
 8000d2e:	2802      	cmp	r0, #2
 8000d30:	d9f6      	bls.n	8000d20 <HAL_RCC_OscConfig+0x188>
 8000d32:	e778      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d34:	4b4d      	ldr	r3, [pc, #308]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d38:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000d3c:	d128      	bne.n	8000d90 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	9201      	str	r2, [sp, #4]
 8000d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d46:	641a      	str	r2, [r3, #64]	; 0x40
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d52:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d54:	4d48      	ldr	r5, [pc, #288]	; (8000e78 <HAL_RCC_OscConfig+0x2e0>)
 8000d56:	682b      	ldr	r3, [r5, #0]
 8000d58:	05d9      	lsls	r1, r3, #23
 8000d5a:	d51b      	bpl.n	8000d94 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d5c:	68a3      	ldr	r3, [r4, #8]
 8000d5e:	4d43      	ldr	r5, [pc, #268]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d127      	bne.n	8000db4 <HAL_RCC_OscConfig+0x21c>
 8000d64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000d6c:	f7ff fc36 	bl	80005dc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d70:	4d3e      	ldr	r5, [pc, #248]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d72:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d74:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d78:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d7a:	079b      	lsls	r3, r3, #30
 8000d7c:	d539      	bpl.n	8000df2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f43f af20 	beq.w	8000bc4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d84:	4a39      	ldr	r2, [pc, #228]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000d86:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	e719      	b.n	8000bc4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000d90:	2600      	movs	r6, #0
 8000d92:	e7df      	b.n	8000d54 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d94:	682b      	ldr	r3, [r5, #0]
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000d9c:	f7ff fc1e 	bl	80005dc <HAL_GetTick>
 8000da0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da2:	682b      	ldr	r3, [r5, #0]
 8000da4:	05da      	lsls	r2, r3, #23
 8000da6:	d4d9      	bmi.n	8000d5c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da8:	f7ff fc18 	bl	80005dc <HAL_GetTick>
 8000dac:	1bc0      	subs	r0, r0, r7
 8000dae:	2802      	cmp	r0, #2
 8000db0:	d9f7      	bls.n	8000da2 <HAL_RCC_OscConfig+0x20a>
 8000db2:	e738      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db4:	2b05      	cmp	r3, #5
 8000db6:	d104      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x22a>
 8000db8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	672b      	str	r3, [r5, #112]	; 0x70
 8000dc0:	e7d0      	b.n	8000d64 <HAL_RCC_OscConfig+0x1cc>
 8000dc2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dc4:	f022 0201 	bic.w	r2, r2, #1
 8000dc8:	672a      	str	r2, [r5, #112]	; 0x70
 8000dca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dcc:	f022 0204 	bic.w	r2, r2, #4
 8000dd0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1ca      	bne.n	8000d6c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000dd6:	f7ff fc01 	bl	80005dc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dde:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000de2:	0798      	lsls	r0, r3, #30
 8000de4:	d5cb      	bpl.n	8000d7e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000de6:	f7ff fbf9 	bl	80005dc <HAL_GetTick>
 8000dea:	1bc0      	subs	r0, r0, r7
 8000dec:	4540      	cmp	r0, r8
 8000dee:	d9f7      	bls.n	8000de0 <HAL_RCC_OscConfig+0x248>
 8000df0:	e719      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000df2:	f7ff fbf3 	bl	80005dc <HAL_GetTick>
 8000df6:	1bc0      	subs	r0, r0, r7
 8000df8:	4540      	cmp	r0, r8
 8000dfa:	d9bd      	bls.n	8000d78 <HAL_RCC_OscConfig+0x1e0>
 8000dfc:	e713      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000dfe:	4d1b      	ldr	r5, [pc, #108]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
 8000e00:	68ab      	ldr	r3, [r5, #8]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b08      	cmp	r3, #8
 8000e08:	f43f aeca 	beq.w	8000ba0 <HAL_RCC_OscConfig+0x8>
 8000e0c:	4e1b      	ldr	r6, [pc, #108]	; (8000e7c <HAL_RCC_OscConfig+0x2e4>)
 8000e0e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e10:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000e12:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e14:	d134      	bne.n	8000e80 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000e16:	f7ff fbe1 	bl	80005dc <HAL_GetTick>
 8000e1a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e1c:	682b      	ldr	r3, [r5, #0]
 8000e1e:	0199      	lsls	r1, r3, #6
 8000e20:	d41e      	bmi.n	8000e60 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e22:	6a22      	ldr	r2, [r4, #32]
 8000e24:	69e3      	ldr	r3, [r4, #28]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e2a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000e2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e30:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000e34:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e36:	4c0d      	ldr	r4, [pc, #52]	; (8000e6c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e38:	0852      	lsrs	r2, r2, #1
 8000e3a:	3a01      	subs	r2, #1
 8000e3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e40:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e42:	2301      	movs	r3, #1
 8000e44:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000e46:	f7ff fbc9 	bl	80005dc <HAL_GetTick>
 8000e4a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e4c:	6823      	ldr	r3, [r4, #0]
 8000e4e:	019a      	lsls	r2, r3, #6
 8000e50:	f53f aebc 	bmi.w	8000bcc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e54:	f7ff fbc2 	bl	80005dc <HAL_GetTick>
 8000e58:	1b40      	subs	r0, r0, r5
 8000e5a:	2802      	cmp	r0, #2
 8000e5c:	d9f6      	bls.n	8000e4c <HAL_RCC_OscConfig+0x2b4>
 8000e5e:	e6e2      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e60:	f7ff fbbc 	bl	80005dc <HAL_GetTick>
 8000e64:	1bc0      	subs	r0, r0, r7
 8000e66:	2802      	cmp	r0, #2
 8000e68:	d9d8      	bls.n	8000e1c <HAL_RCC_OscConfig+0x284>
 8000e6a:	e6dc      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	42470000 	.word	0x42470000
 8000e74:	42470e80 	.word	0x42470e80
 8000e78:	40007000 	.word	0x40007000
 8000e7c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000e80:	f7ff fbac 	bl	80005dc <HAL_GetTick>
 8000e84:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e86:	682b      	ldr	r3, [r5, #0]
 8000e88:	019b      	lsls	r3, r3, #6
 8000e8a:	f57f ae9f 	bpl.w	8000bcc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e8e:	f7ff fba5 	bl	80005dc <HAL_GetTick>
 8000e92:	1b00      	subs	r0, r0, r4
 8000e94:	2802      	cmp	r0, #2
 8000e96:	d9f6      	bls.n	8000e86 <HAL_RCC_OscConfig+0x2ee>
 8000e98:	e6c5      	b.n	8000c26 <HAL_RCC_OscConfig+0x8e>
 8000e9a:	bf00      	nop

08000e9c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e9c:	4913      	ldr	r1, [pc, #76]	; (8000eec <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000e9e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ea0:	688b      	ldr	r3, [r1, #8]
 8000ea2:	f003 030c 	and.w	r3, r3, #12
 8000ea6:	2b04      	cmp	r3, #4
 8000ea8:	d003      	beq.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x16>
 8000eaa:	2b08      	cmp	r3, #8
 8000eac:	d003      	beq.n	8000eb6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000eae:	4810      	ldr	r0, [pc, #64]	; (8000ef0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000eb0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000eb2:	4810      	ldr	r0, [pc, #64]	; (8000ef4 <HAL_RCC_GetSysClockFreq+0x58>)
 8000eb4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eb6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eb8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eba:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ebc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec0:	bf14      	ite	ne
 8000ec2:	480c      	ldrne	r0, [pc, #48]	; (8000ef4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec4:	480a      	ldreq	r0, [pc, #40]	; (8000ef0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000eca:	bf18      	it	ne
 8000ecc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ece:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ed2:	fba1 0100 	umull	r0, r1, r1, r0
 8000ed6:	f7ff f9d3 	bl	8000280 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000eda:	4b04      	ldr	r3, [pc, #16]	; (8000eec <HAL_RCC_GetSysClockFreq+0x50>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000ee6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000eea:	bd08      	pop	{r3, pc}
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	00f42400 	.word	0x00f42400
 8000ef4:	017d7840 	.word	0x017d7840

08000ef8 <HAL_RCC_ClockConfig>:
{
 8000ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000efc:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000efe:	4604      	mov	r4, r0
 8000f00:	b910      	cbnz	r0, 8000f08 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000f02:	2001      	movs	r0, #1
 8000f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f08:	4b44      	ldr	r3, [pc, #272]	; (800101c <HAL_RCC_ClockConfig+0x124>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	f002 020f 	and.w	r2, r2, #15
 8000f10:	428a      	cmp	r2, r1
 8000f12:	d328      	bcc.n	8000f66 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f14:	6821      	ldr	r1, [r4, #0]
 8000f16:	078f      	lsls	r7, r1, #30
 8000f18:	d42d      	bmi.n	8000f76 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f1a:	07c8      	lsls	r0, r1, #31
 8000f1c:	d440      	bmi.n	8000fa0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f1e:	4b3f      	ldr	r3, [pc, #252]	; (800101c <HAL_RCC_ClockConfig+0x124>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	f002 020f 	and.w	r2, r2, #15
 8000f26:	4295      	cmp	r5, r2
 8000f28:	d366      	bcc.n	8000ff8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f2a:	6822      	ldr	r2, [r4, #0]
 8000f2c:	0751      	lsls	r1, r2, #29
 8000f2e:	d46c      	bmi.n	800100a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f30:	0713      	lsls	r3, r2, #28
 8000f32:	d507      	bpl.n	8000f44 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f34:	4a3a      	ldr	r2, [pc, #232]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
 8000f36:	6921      	ldr	r1, [r4, #16]
 8000f38:	6893      	ldr	r3, [r2, #8]
 8000f3a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f3e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f42:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f44:	f7ff ffaa 	bl	8000e9c <HAL_RCC_GetSysClockFreq>
 8000f48:	4b35      	ldr	r3, [pc, #212]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
 8000f4a:	4a36      	ldr	r2, [pc, #216]	; (8001024 <HAL_RCC_ClockConfig+0x12c>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f52:	5cd3      	ldrb	r3, [r2, r3]
 8000f54:	40d8      	lsrs	r0, r3
 8000f56:	4b34      	ldr	r3, [pc, #208]	; (8001028 <HAL_RCC_ClockConfig+0x130>)
 8000f58:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f002 fe00 	bl	8003b60 <HAL_InitTick>
  return HAL_OK;
 8000f60:	2000      	movs	r0, #0
 8000f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f66:	b2ca      	uxtb	r2, r1
 8000f68:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 030f 	and.w	r3, r3, #15
 8000f70:	4299      	cmp	r1, r3
 8000f72:	d1c6      	bne.n	8000f02 <HAL_RCC_ClockConfig+0xa>
 8000f74:	e7ce      	b.n	8000f14 <HAL_RCC_ClockConfig+0x1c>
 8000f76:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f78:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f7c:	bf1e      	ittt	ne
 8000f7e:	689a      	ldrne	r2, [r3, #8]
 8000f80:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000f84:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f86:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f88:	bf42      	ittt	mi
 8000f8a:	689a      	ldrmi	r2, [r3, #8]
 8000f8c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000f90:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f92:	689a      	ldr	r2, [r3, #8]
 8000f94:	68a0      	ldr	r0, [r4, #8]
 8000f96:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f9a:	4302      	orrs	r2, r0
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	e7bc      	b.n	8000f1a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fa0:	6862      	ldr	r2, [r4, #4]
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
 8000fa4:	2a01      	cmp	r2, #1
 8000fa6:	d11d      	bne.n	8000fe4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fae:	d0a8      	beq.n	8000f02 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fb0:	4e1b      	ldr	r6, [pc, #108]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
 8000fb2:	68b3      	ldr	r3, [r6, #8]
 8000fb4:	f023 0303 	bic.w	r3, r3, #3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000fbc:	f7ff fb0e 	bl	80005dc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000fc4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fc6:	68b3      	ldr	r3, [r6, #8]
 8000fc8:	6862      	ldr	r2, [r4, #4]
 8000fca:	f003 030c 	and.w	r3, r3, #12
 8000fce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000fd2:	d0a4      	beq.n	8000f1e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd4:	f7ff fb02 	bl	80005dc <HAL_GetTick>
 8000fd8:	1bc0      	subs	r0, r0, r7
 8000fda:	4540      	cmp	r0, r8
 8000fdc:	d9f3      	bls.n	8000fc6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000fde:	2003      	movs	r0, #3
}
 8000fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fe4:	1e91      	subs	r1, r2, #2
 8000fe6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fea:	d802      	bhi.n	8000ff2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ff0:	e7dd      	b.n	8000fae <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff2:	f013 0f02 	tst.w	r3, #2
 8000ff6:	e7da      	b.n	8000fae <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ff8:	b2ea      	uxtb	r2, r5
 8000ffa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 030f 	and.w	r3, r3, #15
 8001002:	429d      	cmp	r5, r3
 8001004:	f47f af7d 	bne.w	8000f02 <HAL_RCC_ClockConfig+0xa>
 8001008:	e78f      	b.n	8000f2a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800100a:	4905      	ldr	r1, [pc, #20]	; (8001020 <HAL_RCC_ClockConfig+0x128>)
 800100c:	68e0      	ldr	r0, [r4, #12]
 800100e:	688b      	ldr	r3, [r1, #8]
 8001010:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001014:	4303      	orrs	r3, r0
 8001016:	608b      	str	r3, [r1, #8]
 8001018:	e78a      	b.n	8000f30 <HAL_RCC_ClockConfig+0x38>
 800101a:	bf00      	nop
 800101c:	40023c00 	.word	0x40023c00
 8001020:	40023800 	.word	0x40023800
 8001024:	080048b2 	.word	0x080048b2
 8001028:	20000008 	.word	0x20000008

0800102c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800102c:	4b04      	ldr	r3, [pc, #16]	; (8001040 <HAL_RCC_GetPCLK1Freq+0x14>)
 800102e:	4a05      	ldr	r2, [pc, #20]	; (8001044 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001036:	5cd3      	ldrb	r3, [r2, r3]
 8001038:	4a03      	ldr	r2, [pc, #12]	; (8001048 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800103a:	6810      	ldr	r0, [r2, #0]
}
 800103c:	40d8      	lsrs	r0, r3
 800103e:	4770      	bx	lr
 8001040:	40023800 	.word	0x40023800
 8001044:	080048c2 	.word	0x080048c2
 8001048:	20000008 	.word	0x20000008

0800104c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <HAL_RCC_GetPCLK2Freq+0x14>)
 800104e:	4a05      	ldr	r2, [pc, #20]	; (8001064 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001056:	5cd3      	ldrb	r3, [r2, r3]
 8001058:	4a03      	ldr	r2, [pc, #12]	; (8001068 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800105a:	6810      	ldr	r0, [r2, #0]
}
 800105c:	40d8      	lsrs	r0, r3
 800105e:	4770      	bx	lr
 8001060:	40023800 	.word	0x40023800
 8001064:	080048c2 	.word	0x080048c2
 8001068:	20000008 	.word	0x20000008

0800106c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800106c:	230f      	movs	r3, #15
 800106e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001070:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <HAL_RCC_GetClockConfig+0x34>)
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	f002 0203 	and.w	r2, r2, #3
 8001078:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800107a:	689a      	ldr	r2, [r3, #8]
 800107c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001080:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001082:	689a      	ldr	r2, [r3, #8]
 8001084:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001088:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001092:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001094:	4b03      	ldr	r3, [pc, #12]	; (80010a4 <HAL_RCC_GetClockConfig+0x38>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	600b      	str	r3, [r1, #0]
 800109e:	4770      	bx	lr
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40023c00 	.word	0x40023c00

080010a8 <HAL_TIM_Base_MspInit>:
 80010a8:	4770      	bx	lr

080010aa <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010aa:	6803      	ldr	r3, [r0, #0]
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	f042 0201 	orr.w	r2, r2, #1
 80010b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010b4:	689a      	ldr	r2, [r3, #8]
 80010b6:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010ba:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 80010bc:	bf1e      	ittt	ne
 80010be:	681a      	ldrne	r2, [r3, #0]
 80010c0:	f042 0201 	orrne.w	r2, r2, #1
 80010c4:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80010c6:	2000      	movs	r0, #0
 80010c8:	4770      	bx	lr

080010ca <HAL_TIM_OC_DelayElapsedCallback>:
 80010ca:	4770      	bx	lr

080010cc <HAL_TIM_IC_CaptureCallback>:
 80010cc:	4770      	bx	lr

080010ce <HAL_TIM_PWM_PulseFinishedCallback>:
 80010ce:	4770      	bx	lr

080010d0 <HAL_TIM_TriggerCallback>:
 80010d0:	4770      	bx	lr

080010d2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010d2:	6803      	ldr	r3, [r0, #0]
 80010d4:	691a      	ldr	r2, [r3, #16]
 80010d6:	0791      	lsls	r1, r2, #30
{
 80010d8:	b510      	push	{r4, lr}
 80010da:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010dc:	d50e      	bpl.n	80010fc <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80010de:	68da      	ldr	r2, [r3, #12]
 80010e0:	0792      	lsls	r2, r2, #30
 80010e2:	d50b      	bpl.n	80010fc <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80010e4:	f06f 0202 	mvn.w	r2, #2
 80010e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010ea:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010ec:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010ee:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010f0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010f2:	d077      	beq.n	80011e4 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80010f4:	f7ff ffea 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010f8:	2300      	movs	r3, #0
 80010fa:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	0750      	lsls	r0, r2, #29
 8001102:	d510      	bpl.n	8001126 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001104:	68da      	ldr	r2, [r3, #12]
 8001106:	0751      	lsls	r1, r2, #29
 8001108:	d50d      	bpl.n	8001126 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800110a:	f06f 0204 	mvn.w	r2, #4
 800110e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001110:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001112:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001114:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001118:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800111a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800111c:	d068      	beq.n	80011f0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800111e:	f7ff ffd5 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001122:	2300      	movs	r3, #0
 8001124:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001126:	6823      	ldr	r3, [r4, #0]
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	0712      	lsls	r2, r2, #28
 800112c:	d50f      	bpl.n	800114e <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800112e:	68da      	ldr	r2, [r3, #12]
 8001130:	0710      	lsls	r0, r2, #28
 8001132:	d50c      	bpl.n	800114e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001134:	f06f 0208 	mvn.w	r2, #8
 8001138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800113a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800113c:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800113e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001140:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001142:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001144:	d05a      	beq.n	80011fc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001146:	f7ff ffc1 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800114a:	2300      	movs	r3, #0
 800114c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800114e:	6823      	ldr	r3, [r4, #0]
 8001150:	691a      	ldr	r2, [r3, #16]
 8001152:	06d2      	lsls	r2, r2, #27
 8001154:	d510      	bpl.n	8001178 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	06d0      	lsls	r0, r2, #27
 800115a:	d50d      	bpl.n	8001178 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800115c:	f06f 0210 	mvn.w	r2, #16
 8001160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001162:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001164:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001166:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800116a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800116c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800116e:	d04b      	beq.n	8001208 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001170:	f7ff ffac 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001174:	2300      	movs	r3, #0
 8001176:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001178:	6823      	ldr	r3, [r4, #0]
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	07d1      	lsls	r1, r2, #31
 800117e:	d508      	bpl.n	8001192 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001180:	68da      	ldr	r2, [r3, #12]
 8001182:	07d2      	lsls	r2, r2, #31
 8001184:	d505      	bpl.n	8001192 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001186:	f06f 0201 	mvn.w	r2, #1
 800118a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800118c:	4620      	mov	r0, r4
 800118e:	f002 fc3d 	bl	8003a0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001192:	6823      	ldr	r3, [r4, #0]
 8001194:	691a      	ldr	r2, [r3, #16]
 8001196:	0610      	lsls	r0, r2, #24
 8001198:	d508      	bpl.n	80011ac <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800119a:	68da      	ldr	r2, [r3, #12]
 800119c:	0611      	lsls	r1, r2, #24
 800119e:	d505      	bpl.n	80011ac <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80011a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80011a6:	4620      	mov	r0, r4
 80011a8:	f000 f8b7 	bl	800131a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	0652      	lsls	r2, r2, #25
 80011b2:	d508      	bpl.n	80011c6 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	0650      	lsls	r0, r2, #25
 80011b8:	d505      	bpl.n	80011c6 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80011be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80011c0:	4620      	mov	r0, r4
 80011c2:	f7ff ff85 	bl	80010d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80011c6:	6823      	ldr	r3, [r4, #0]
 80011c8:	691a      	ldr	r2, [r3, #16]
 80011ca:	0691      	lsls	r1, r2, #26
 80011cc:	d522      	bpl.n	8001214 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80011ce:	68da      	ldr	r2, [r3, #12]
 80011d0:	0692      	lsls	r2, r2, #26
 80011d2:	d51f      	bpl.n	8001214 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011d4:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80011d8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011da:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80011dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80011e0:	f000 b89a 	b.w	8001318 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80011e4:	f7ff ff71 	bl	80010ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011e8:	4620      	mov	r0, r4
 80011ea:	f7ff ff70 	bl	80010ce <HAL_TIM_PWM_PulseFinishedCallback>
 80011ee:	e783      	b.n	80010f8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011f0:	f7ff ff6b 	bl	80010ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011f4:	4620      	mov	r0, r4
 80011f6:	f7ff ff6a 	bl	80010ce <HAL_TIM_PWM_PulseFinishedCallback>
 80011fa:	e792      	b.n	8001122 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011fc:	f7ff ff65 	bl	80010ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001200:	4620      	mov	r0, r4
 8001202:	f7ff ff64 	bl	80010ce <HAL_TIM_PWM_PulseFinishedCallback>
 8001206:	e7a0      	b.n	800114a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001208:	f7ff ff5f 	bl	80010ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff ff5e 	bl	80010ce <HAL_TIM_PWM_PulseFinishedCallback>
 8001212:	e7af      	b.n	8001174 <HAL_TIM_IRQHandler+0xa2>
 8001214:	bd10      	pop	{r4, pc}
	...

08001218 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001218:	4a30      	ldr	r2, [pc, #192]	; (80012dc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800121a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800121c:	4290      	cmp	r0, r2
 800121e:	d012      	beq.n	8001246 <TIM_Base_SetConfig+0x2e>
 8001220:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001224:	d00f      	beq.n	8001246 <TIM_Base_SetConfig+0x2e>
 8001226:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800122a:	4290      	cmp	r0, r2
 800122c:	d00b      	beq.n	8001246 <TIM_Base_SetConfig+0x2e>
 800122e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001232:	4290      	cmp	r0, r2
 8001234:	d007      	beq.n	8001246 <TIM_Base_SetConfig+0x2e>
 8001236:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800123a:	4290      	cmp	r0, r2
 800123c:	d003      	beq.n	8001246 <TIM_Base_SetConfig+0x2e>
 800123e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001242:	4290      	cmp	r0, r2
 8001244:	d119      	bne.n	800127a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001246:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800124c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800124e:	4a23      	ldr	r2, [pc, #140]	; (80012dc <TIM_Base_SetConfig+0xc4>)
 8001250:	4290      	cmp	r0, r2
 8001252:	d029      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001254:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001258:	d026      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 800125a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800125e:	4290      	cmp	r0, r2
 8001260:	d022      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001262:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001266:	4290      	cmp	r0, r2
 8001268:	d01e      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 800126a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800126e:	4290      	cmp	r0, r2
 8001270:	d01a      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001272:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001276:	4290      	cmp	r0, r2
 8001278:	d016      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 800127a:	4a19      	ldr	r2, [pc, #100]	; (80012e0 <TIM_Base_SetConfig+0xc8>)
 800127c:	4290      	cmp	r0, r2
 800127e:	d013      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001280:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001284:	4290      	cmp	r0, r2
 8001286:	d00f      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001288:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800128c:	4290      	cmp	r0, r2
 800128e:	d00b      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001290:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001294:	4290      	cmp	r0, r2
 8001296:	d007      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 8001298:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800129c:	4290      	cmp	r0, r2
 800129e:	d003      	beq.n	80012a8 <TIM_Base_SetConfig+0x90>
 80012a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012a4:	4290      	cmp	r0, r2
 80012a6:	d103      	bne.n	80012b0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012a8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80012aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012ae:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80012b0:	694a      	ldr	r2, [r1, #20]
 80012b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012b6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80012b8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80012ba:	688b      	ldr	r3, [r1, #8]
 80012bc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80012be:	680b      	ldr	r3, [r1, #0]
 80012c0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <TIM_Base_SetConfig+0xc4>)
 80012c4:	4298      	cmp	r0, r3
 80012c6:	d003      	beq.n	80012d0 <TIM_Base_SetConfig+0xb8>
 80012c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012cc:	4298      	cmp	r0, r3
 80012ce:	d101      	bne.n	80012d4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80012d0:	690b      	ldr	r3, [r1, #16]
 80012d2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80012d4:	2301      	movs	r3, #1
 80012d6:	6143      	str	r3, [r0, #20]
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40010000 	.word	0x40010000
 80012e0:	40014000 	.word	0x40014000

080012e4 <HAL_TIM_Base_Init>:
{
 80012e4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80012e6:	4604      	mov	r4, r0
 80012e8:	b1a0      	cbz	r0, 8001314 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80012ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80012ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012f2:	b91b      	cbnz	r3, 80012fc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80012f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80012f8:	f7ff fed6 	bl	80010a8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80012fc:	2302      	movs	r3, #2
 80012fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001302:	6820      	ldr	r0, [r4, #0]
 8001304:	1d21      	adds	r1, r4, #4
 8001306:	f7ff ff87 	bl	8001218 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800130a:	2301      	movs	r3, #1
 800130c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001310:	2000      	movs	r0, #0
 8001312:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001314:	2001      	movs	r0, #1
}
 8001316:	bd10      	pop	{r4, pc}

08001318 <HAL_TIMEx_CommutCallback>:
 8001318:	4770      	bx	lr

0800131a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800131a:	4770      	bx	lr

0800131c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800131c:	6803      	ldr	r3, [r0, #0]
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001324:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001326:	695a      	ldr	r2, [r3, #20]
 8001328:	f022 0201 	bic.w	r2, r2, #1
 800132c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800132e:	2320      	movs	r3, #32
 8001330:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001334:	4770      	bx	lr
	...

08001338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800133c:	6806      	ldr	r6, [r0, #0]
 800133e:	68c2      	ldr	r2, [r0, #12]
 8001340:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001342:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001344:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001348:	4313      	orrs	r3, r2
 800134a:	6133      	str	r3, [r6, #16]
{
 800134c:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800134e:	6883      	ldr	r3, [r0, #8]
 8001350:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001352:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001354:	4303      	orrs	r3, r0
 8001356:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001358:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800135c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800135e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001362:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001364:	4313      	orrs	r3, r2
 8001366:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001368:	6973      	ldr	r3, [r6, #20]
 800136a:	69a2      	ldr	r2, [r4, #24]
 800136c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001370:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001372:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001376:	6173      	str	r3, [r6, #20]
 8001378:	4b7a      	ldr	r3, [pc, #488]	; (8001564 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800137a:	d17c      	bne.n	8001476 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800137c:	429e      	cmp	r6, r3
 800137e:	d003      	beq.n	8001388 <UART_SetConfig+0x50>
 8001380:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001384:	429e      	cmp	r6, r3
 8001386:	d144      	bne.n	8001412 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001388:	f7ff fe60 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 800138c:	2519      	movs	r5, #25
 800138e:	fb05 f300 	mul.w	r3, r5, r0
 8001392:	6860      	ldr	r0, [r4, #4]
 8001394:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001398:	0040      	lsls	r0, r0, #1
 800139a:	fbb3 f3f0 	udiv	r3, r3, r0
 800139e:	fbb3 f3f9 	udiv	r3, r3, r9
 80013a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80013a6:	f7ff fe51 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80013aa:	6863      	ldr	r3, [r4, #4]
 80013ac:	4368      	muls	r0, r5
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	fbb0 f7f3 	udiv	r7, r0, r3
 80013b4:	f7ff fe4a 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80013b8:	6863      	ldr	r3, [r4, #4]
 80013ba:	4368      	muls	r0, r5
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	fbb0 f3f3 	udiv	r3, r0, r3
 80013c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80013c6:	fb09 7313 	mls	r3, r9, r3, r7
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	3332      	adds	r3, #50	; 0x32
 80013ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80013d8:	f7ff fe38 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80013dc:	6862      	ldr	r2, [r4, #4]
 80013de:	4368      	muls	r0, r5
 80013e0:	0052      	lsls	r2, r2, #1
 80013e2:	fbb0 faf2 	udiv	sl, r0, r2
 80013e6:	f7ff fe31 	bl	800104c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013ea:	6863      	ldr	r3, [r4, #4]
 80013ec:	4368      	muls	r0, r5
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013f8:	fb09 a313 	mls	r3, r9, r3, sl
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	3332      	adds	r3, #50	; 0x32
 8001400:	fbb3 f3f9 	udiv	r3, r3, r9
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800140a:	443b      	add	r3, r7
 800140c:	60b3      	str	r3, [r6, #8]
 800140e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001412:	f7ff fe0b 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001416:	2519      	movs	r5, #25
 8001418:	fb05 f300 	mul.w	r3, r5, r0
 800141c:	6860      	ldr	r0, [r4, #4]
 800141e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001422:	0040      	lsls	r0, r0, #1
 8001424:	fbb3 f3f0 	udiv	r3, r3, r0
 8001428:	fbb3 f3f9 	udiv	r3, r3, r9
 800142c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001430:	f7ff fdfc 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001434:	6863      	ldr	r3, [r4, #4]
 8001436:	4368      	muls	r0, r5
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	fbb0 f7f3 	udiv	r7, r0, r3
 800143e:	f7ff fdf5 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001442:	6863      	ldr	r3, [r4, #4]
 8001444:	4368      	muls	r0, r5
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	fbb0 f3f3 	udiv	r3, r0, r3
 800144c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001450:	fb09 7313 	mls	r3, r9, r3, r7
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	3332      	adds	r3, #50	; 0x32
 8001458:	fbb3 f3f9 	udiv	r3, r3, r9
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001462:	f7ff fde3 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001466:	6862      	ldr	r2, [r4, #4]
 8001468:	4368      	muls	r0, r5
 800146a:	0052      	lsls	r2, r2, #1
 800146c:	fbb0 faf2 	udiv	sl, r0, r2
 8001470:	f7ff fddc 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001474:	e7b9      	b.n	80013ea <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001476:	429e      	cmp	r6, r3
 8001478:	d002      	beq.n	8001480 <UART_SetConfig+0x148>
 800147a:	4b3b      	ldr	r3, [pc, #236]	; (8001568 <UART_SetConfig+0x230>)
 800147c:	429e      	cmp	r6, r3
 800147e:	d140      	bne.n	8001502 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001480:	f7ff fde4 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 8001484:	6867      	ldr	r7, [r4, #4]
 8001486:	2519      	movs	r5, #25
 8001488:	f04f 0964 	mov.w	r9, #100	; 0x64
 800148c:	fb05 f300 	mul.w	r3, r5, r0
 8001490:	00bf      	lsls	r7, r7, #2
 8001492:	fbb3 f3f7 	udiv	r3, r3, r7
 8001496:	fbb3 f3f9 	udiv	r3, r3, r9
 800149a:	011f      	lsls	r7, r3, #4
 800149c:	f7ff fdd6 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80014a0:	6863      	ldr	r3, [r4, #4]
 80014a2:	4368      	muls	r0, r5
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	fbb0 f8f3 	udiv	r8, r0, r3
 80014aa:	f7ff fdcf 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80014ae:	6863      	ldr	r3, [r4, #4]
 80014b0:	4368      	muls	r0, r5
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80014b8:	fbb3 f3f9 	udiv	r3, r3, r9
 80014bc:	fb09 8313 	mls	r3, r9, r3, r8
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	3332      	adds	r3, #50	; 0x32
 80014c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80014c8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80014cc:	f7ff fdbe 	bl	800104c <HAL_RCC_GetPCLK2Freq>
 80014d0:	6862      	ldr	r2, [r4, #4]
 80014d2:	4368      	muls	r0, r5
 80014d4:	0092      	lsls	r2, r2, #2
 80014d6:	fbb0 faf2 	udiv	sl, r0, r2
 80014da:	f7ff fdb7 	bl	800104c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80014de:	6863      	ldr	r3, [r4, #4]
 80014e0:	4368      	muls	r0, r5
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80014e8:	fbb3 f3f9 	udiv	r3, r3, r9
 80014ec:	fb09 a313 	mls	r3, r9, r3, sl
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	3332      	adds	r3, #50	; 0x32
 80014f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80014f8:	f003 030f 	and.w	r3, r3, #15
 80014fc:	ea43 0308 	orr.w	r3, r3, r8
 8001500:	e783      	b.n	800140a <UART_SetConfig+0xd2>
 8001502:	f7ff fd93 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001506:	6867      	ldr	r7, [r4, #4]
 8001508:	2519      	movs	r5, #25
 800150a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800150e:	fb05 f300 	mul.w	r3, r5, r0
 8001512:	00bf      	lsls	r7, r7, #2
 8001514:	fbb3 f3f7 	udiv	r3, r3, r7
 8001518:	fbb3 f3f9 	udiv	r3, r3, r9
 800151c:	011f      	lsls	r7, r3, #4
 800151e:	f7ff fd85 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001522:	6863      	ldr	r3, [r4, #4]
 8001524:	4368      	muls	r0, r5
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	fbb0 f8f3 	udiv	r8, r0, r3
 800152c:	f7ff fd7e 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001530:	6863      	ldr	r3, [r4, #4]
 8001532:	4368      	muls	r0, r5
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	fbb0 f3f3 	udiv	r3, r0, r3
 800153a:	fbb3 f3f9 	udiv	r3, r3, r9
 800153e:	fb09 8313 	mls	r3, r9, r3, r8
 8001542:	011b      	lsls	r3, r3, #4
 8001544:	3332      	adds	r3, #50	; 0x32
 8001546:	fbb3 f3f9 	udiv	r3, r3, r9
 800154a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800154e:	f7ff fd6d 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001552:	6862      	ldr	r2, [r4, #4]
 8001554:	4368      	muls	r0, r5
 8001556:	0092      	lsls	r2, r2, #2
 8001558:	fbb0 faf2 	udiv	sl, r0, r2
 800155c:	f7ff fd66 	bl	800102c <HAL_RCC_GetPCLK1Freq>
 8001560:	e7bd      	b.n	80014de <UART_SetConfig+0x1a6>
 8001562:	bf00      	nop
 8001564:	40011000 	.word	0x40011000
 8001568:	40011400 	.word	0x40011400

0800156c <HAL_UART_Init>:
{
 800156c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800156e:	4604      	mov	r4, r0
 8001570:	b340      	cbz	r0, 80015c4 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001572:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001576:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800157a:	b91b      	cbnz	r3, 8001584 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800157c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001580:	f002 fa72 	bl	8003a68 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001584:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001586:	2324      	movs	r3, #36	; 0x24
 8001588:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800158c:	68d3      	ldr	r3, [r2, #12]
 800158e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001592:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff fecf 	bl	8001338 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	691a      	ldr	r2, [r3, #16]
 800159e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80015a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015a4:	695a      	ldr	r2, [r3, #20]
 80015a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80015aa:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80015ac:	68da      	ldr	r2, [r3, #12]
 80015ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80015b2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015b4:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80015b6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015b8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80015ba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80015be:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80015c2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80015c4:	2001      	movs	r0, #1
}
 80015c6:	bd10      	pop	{r4, pc}

080015c8 <HAL_UART_Transmit_DMA>:
{
 80015c8:	b538      	push	{r3, r4, r5, lr}
 80015ca:	4604      	mov	r4, r0
 80015cc:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80015ce:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80015d2:	2a20      	cmp	r2, #32
 80015d4:	d12a      	bne.n	800162c <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 80015d6:	b339      	cbz	r1, 8001628 <HAL_UART_Transmit_DMA+0x60>
 80015d8:	b333      	cbz	r3, 8001628 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 80015da:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80015de:	2a01      	cmp	r2, #1
 80015e0:	d024      	beq.n	800162c <HAL_UART_Transmit_DMA+0x64>
 80015e2:	2201      	movs	r2, #1
 80015e4:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80015e8:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 80015ea:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ec:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015ee:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015f0:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015f2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80015f6:	4a0e      	ldr	r2, [pc, #56]	; (8001630 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 80015f8:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80015fa:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80015fc:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80015fe:	4a0d      	ldr	r2, [pc, #52]	; (8001634 <HAL_UART_Transmit_DMA+0x6c>)
 8001600:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001602:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <HAL_UART_Transmit_DMA+0x70>)
 8001604:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001606:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferAbortCallback = NULL;
 8001608:	6505      	str	r5, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800160a:	3204      	adds	r2, #4
 800160c:	f7ff f8d4 	bl	80007b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001610:	6823      	ldr	r3, [r4, #0]
 8001612:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001616:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001618:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 800161a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800161e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001622:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8001624:	4628      	mov	r0, r5
 8001626:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8001628:	2001      	movs	r0, #1
 800162a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 800162c:	2002      	movs	r0, #2
}
 800162e:	bd38      	pop	{r3, r4, r5, pc}
 8001630:	080016cf 	.word	0x080016cf
 8001634:	080016fd 	.word	0x080016fd
 8001638:	080017c9 	.word	0x080017c9

0800163c <HAL_UART_Receive_DMA>:
{
 800163c:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800163e:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8001642:	2a20      	cmp	r2, #32
{
 8001644:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001646:	4605      	mov	r5, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8001648:	d138      	bne.n	80016bc <HAL_UART_Receive_DMA+0x80>
    if ((pData == NULL) || (Size == 0U))
 800164a:	2900      	cmp	r1, #0
 800164c:	d034      	beq.n	80016b8 <HAL_UART_Receive_DMA+0x7c>
 800164e:	2b00      	cmp	r3, #0
 8001650:	d032      	beq.n	80016b8 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8001652:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8001656:	2a01      	cmp	r2, #1
 8001658:	d030      	beq.n	80016bc <HAL_UART_Receive_DMA+0x80>
 800165a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800165c:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 800165e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001662:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001664:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 8001666:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8001668:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800166a:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800166e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001670:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <HAL_UART_Receive_DMA+0x84>)
 8001672:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001674:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001676:	4a13      	ldr	r2, [pc, #76]	; (80016c4 <HAL_UART_Receive_DMA+0x88>)
 8001678:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800167a:	4a13      	ldr	r2, [pc, #76]	; (80016c8 <HAL_UART_Receive_DMA+0x8c>)
 800167c:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 800167e:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001680:	460a      	mov	r2, r1
 8001682:	1d31      	adds	r1, r6, #4
 8001684:	f7ff f898 	bl	80007b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001688:	682b      	ldr	r3, [r5, #0]
 800168a:	9401      	str	r4, [sp, #4]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	9201      	str	r2, [sp, #4]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	9201      	str	r2, [sp, #4]
 8001694:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001696:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8001698:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800169c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016a0:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016a2:	695a      	ldr	r2, [r3, #20]
 80016a4:	f042 0201 	orr.w	r2, r2, #1
 80016a8:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016aa:	695a      	ldr	r2, [r3, #20]
 80016ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016b0:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80016b2:	4620      	mov	r0, r4
}
 80016b4:	b002      	add	sp, #8
 80016b6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80016b8:	2001      	movs	r0, #1
 80016ba:	e7fb      	b.n	80016b4 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 80016bc:	2002      	movs	r0, #2
 80016be:	e7f9      	b.n	80016b4 <HAL_UART_Receive_DMA+0x78>
 80016c0:	08001707 	.word	0x08001707
 80016c4:	080017bd 	.word	0x080017bd
 80016c8:	080017c9 	.word	0x080017c9

080016cc <HAL_UART_TxCpltCallback>:
 80016cc:	4770      	bx	lr

080016ce <UART_DMATransmitCplt>:
{
 80016ce:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80016d0:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80016d2:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80016da:	d10a      	bne.n	80016f2 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 80016dc:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80016de:	6813      	ldr	r3, [r2, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016e6:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80016f2:	4610      	mov	r0, r2
 80016f4:	f7ff ffea 	bl	80016cc <HAL_UART_TxCpltCallback>
 80016f8:	bd08      	pop	{r3, pc}

080016fa <HAL_UART_TxHalfCpltCallback>:
 80016fa:	4770      	bx	lr

080016fc <UART_DMATxHalfCplt>:
{
 80016fc:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80016fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001700:	f7ff fffb 	bl	80016fa <HAL_UART_TxHalfCpltCallback>
 8001704:	bd08      	pop	{r3, pc}

08001706 <UART_DMAReceiveCplt>:
{
 8001706:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001708:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800170a:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001712:	d110      	bne.n	8001736 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8001714:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001716:	6813      	ldr	r3, [r2, #0]
 8001718:	68d9      	ldr	r1, [r3, #12]
 800171a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800171e:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001720:	6959      	ldr	r1, [r3, #20]
 8001722:	f021 0101 	bic.w	r1, r1, #1
 8001726:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001728:	6959      	ldr	r1, [r3, #20]
 800172a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800172e:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001730:	2320      	movs	r3, #32
 8001732:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8001736:	4610      	mov	r0, r2
 8001738:	f002 faac 	bl	8003c94 <HAL_UART_RxCpltCallback>
 800173c:	bd08      	pop	{r3, pc}

0800173e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800173e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001742:	2b22      	cmp	r3, #34	; 0x22
{
 8001744:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001746:	d136      	bne.n	80017b6 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001748:	6883      	ldr	r3, [r0, #8]
 800174a:	6901      	ldr	r1, [r0, #16]
 800174c:	6802      	ldr	r2, [r0, #0]
 800174e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001752:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001754:	d123      	bne.n	800179e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001756:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001758:	b9e9      	cbnz	r1, 8001796 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800175a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800175e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001762:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001764:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001766:	3c01      	subs	r4, #1
 8001768:	b2a4      	uxth	r4, r4
 800176a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800176c:	b98c      	cbnz	r4, 8001792 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800176e:	6803      	ldr	r3, [r0, #0]
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	f022 0220 	bic.w	r2, r2, #32
 8001776:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800177e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001780:	695a      	ldr	r2, [r3, #20]
 8001782:	f022 0201 	bic.w	r2, r2, #1
 8001786:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001788:	2320      	movs	r3, #32
 800178a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800178e:	f002 fa81 	bl	8003c94 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001792:	2000      	movs	r0, #0
}
 8001794:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	f823 2b01 	strh.w	r2, [r3], #1
 800179c:	e7e1      	b.n	8001762 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 800179e:	b921      	cbnz	r1, 80017aa <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017a0:	1c59      	adds	r1, r3, #1
 80017a2:	6852      	ldr	r2, [r2, #4]
 80017a4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017a6:	701a      	strb	r2, [r3, #0]
 80017a8:	e7dc      	b.n	8001764 <UART_Receive_IT+0x26>
 80017aa:	6852      	ldr	r2, [r2, #4]
 80017ac:	1c59      	adds	r1, r3, #1
 80017ae:	6281      	str	r1, [r0, #40]	; 0x28
 80017b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80017b4:	e7f7      	b.n	80017a6 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80017b6:	2002      	movs	r0, #2
 80017b8:	bd10      	pop	{r4, pc}

080017ba <HAL_UART_RxHalfCpltCallback>:
 80017ba:	4770      	bx	lr

080017bc <UART_DMARxHalfCplt>:
{
 80017bc:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 80017be:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80017c0:	f7ff fffb 	bl	80017ba <HAL_UART_RxHalfCpltCallback>
 80017c4:	bd08      	pop	{r3, pc}

080017c6 <HAL_UART_ErrorCallback>:
 80017c6:	4770      	bx	lr

080017c8 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017c8:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 80017ca:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80017cc:	680b      	ldr	r3, [r1, #0]
 80017ce:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80017d0:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80017d4:	2821      	cmp	r0, #33	; 0x21
 80017d6:	d10a      	bne.n	80017ee <UART_DMAError+0x26>
 80017d8:	0612      	lsls	r2, r2, #24
 80017da:	d508      	bpl.n	80017ee <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 80017dc:	2200      	movs	r2, #0
 80017de:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80017e6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80017e8:	2220      	movs	r2, #32
 80017ea:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80017ee:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80017f0:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80017f4:	2a22      	cmp	r2, #34	; 0x22
 80017f6:	d106      	bne.n	8001806 <UART_DMAError+0x3e>
 80017f8:	065b      	lsls	r3, r3, #25
 80017fa:	d504      	bpl.n	8001806 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001800:	4608      	mov	r0, r1
 8001802:	f7ff fd8b 	bl	800131c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001806:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001808:	f043 0310 	orr.w	r3, r3, #16
 800180c:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800180e:	4608      	mov	r0, r1
 8001810:	f7ff ffd9 	bl	80017c6 <HAL_UART_ErrorCallback>
 8001814:	bd08      	pop	{r3, pc}
	...

08001818 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001818:	6803      	ldr	r3, [r0, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800181c:	68d9      	ldr	r1, [r3, #12]
{
 800181e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8001820:	0716      	lsls	r6, r2, #28
{
 8001822:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001824:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001826:	d107      	bne.n	8001838 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001828:	0696      	lsls	r6, r2, #26
 800182a:	d55a      	bpl.n	80018e2 <HAL_UART_IRQHandler+0xca>
 800182c:	068d      	lsls	r5, r1, #26
 800182e:	d558      	bpl.n	80018e2 <HAL_UART_IRQHandler+0xca>
}
 8001830:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001834:	f7ff bf83 	b.w	800173e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001838:	f015 0501 	ands.w	r5, r5, #1
 800183c:	d102      	bne.n	8001844 <HAL_UART_IRQHandler+0x2c>
 800183e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001842:	d04e      	beq.n	80018e2 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001844:	07d3      	lsls	r3, r2, #31
 8001846:	d505      	bpl.n	8001854 <HAL_UART_IRQHandler+0x3c>
 8001848:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800184a:	bf42      	ittt	mi
 800184c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800184e:	f043 0301 	orrmi.w	r3, r3, #1
 8001852:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001854:	0750      	lsls	r0, r2, #29
 8001856:	d504      	bpl.n	8001862 <HAL_UART_IRQHandler+0x4a>
 8001858:	b11d      	cbz	r5, 8001862 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800185a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001862:	0793      	lsls	r3, r2, #30
 8001864:	d504      	bpl.n	8001870 <HAL_UART_IRQHandler+0x58>
 8001866:	b11d      	cbz	r5, 8001870 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001868:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001870:	0716      	lsls	r6, r2, #28
 8001872:	d504      	bpl.n	800187e <HAL_UART_IRQHandler+0x66>
 8001874:	b11d      	cbz	r5, 800187e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001876:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001878:	f043 0308 	orr.w	r3, r3, #8
 800187c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800187e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001880:	2b00      	cmp	r3, #0
 8001882:	d066      	beq.n	8001952 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001884:	0695      	lsls	r5, r2, #26
 8001886:	d504      	bpl.n	8001892 <HAL_UART_IRQHandler+0x7a>
 8001888:	0688      	lsls	r0, r1, #26
 800188a:	d502      	bpl.n	8001892 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800188c:	4620      	mov	r0, r4
 800188e:	f7ff ff56 	bl	800173e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001896:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001898:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800189a:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800189c:	d402      	bmi.n	80018a4 <HAL_UART_IRQHandler+0x8c>
 800189e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80018a2:	d01a      	beq.n	80018da <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80018a4:	f7ff fd3a 	bl	800131c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018a8:	6823      	ldr	r3, [r4, #0]
 80018aa:	695a      	ldr	r2, [r3, #20]
 80018ac:	0652      	lsls	r2, r2, #25
 80018ae:	d510      	bpl.n	80018d2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018b0:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80018b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018b8:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80018ba:	b150      	cbz	r0, 80018d2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80018bc:	4b25      	ldr	r3, [pc, #148]	; (8001954 <HAL_UART_IRQHandler+0x13c>)
 80018be:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018c0:	f7fe ffb8 	bl	8000834 <HAL_DMA_Abort_IT>
 80018c4:	2800      	cmp	r0, #0
 80018c6:	d044      	beq.n	8001952 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018c8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80018ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018ce:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80018d0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80018d2:	4620      	mov	r0, r4
 80018d4:	f7ff ff77 	bl	80017c6 <HAL_UART_ErrorCallback>
 80018d8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80018da:	f7ff ff74 	bl	80017c6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018de:	63e5      	str	r5, [r4, #60]	; 0x3c
 80018e0:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80018e2:	0616      	lsls	r6, r2, #24
 80018e4:	d527      	bpl.n	8001936 <HAL_UART_IRQHandler+0x11e>
 80018e6:	060d      	lsls	r5, r1, #24
 80018e8:	d525      	bpl.n	8001936 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80018ea:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80018ee:	2a21      	cmp	r2, #33	; 0x21
 80018f0:	d12f      	bne.n	8001952 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80018f2:	68a2      	ldr	r2, [r4, #8]
 80018f4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80018f8:	6a22      	ldr	r2, [r4, #32]
 80018fa:	d117      	bne.n	800192c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80018fc:	8811      	ldrh	r1, [r2, #0]
 80018fe:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001902:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001904:	6921      	ldr	r1, [r4, #16]
 8001906:	b979      	cbnz	r1, 8001928 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001908:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800190a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800190c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800190e:	3a01      	subs	r2, #1
 8001910:	b292      	uxth	r2, r2
 8001912:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001914:	b9ea      	cbnz	r2, 8001952 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800191c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001928:	3201      	adds	r2, #1
 800192a:	e7ee      	b.n	800190a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800192c:	1c51      	adds	r1, r2, #1
 800192e:	6221      	str	r1, [r4, #32]
 8001930:	7812      	ldrb	r2, [r2, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	e7ea      	b.n	800190c <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001936:	0650      	lsls	r0, r2, #25
 8001938:	d50b      	bpl.n	8001952 <HAL_UART_IRQHandler+0x13a>
 800193a:	064a      	lsls	r2, r1, #25
 800193c:	d509      	bpl.n	8001952 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800193e:	68da      	ldr	r2, [r3, #12]
 8001940:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001944:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001946:	2320      	movs	r3, #32
 8001948:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff febd 	bl	80016cc <HAL_UART_TxCpltCallback>
 8001952:	bd70      	pop	{r4, r5, r6, pc}
 8001954:	08001959 	.word	0x08001959

08001958 <UART_DMAAbortOnError>:
{
 8001958:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800195a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 800195c:	2300      	movs	r3, #0
 800195e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001960:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001962:	f7ff ff30 	bl	80017c6 <HAL_UART_ErrorCallback>
 8001966:	bd08      	pop	{r3, pc}

08001968 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001968:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800196c:	b113      	cbz	r3, 8001974 <osKernelInitialize+0xc>
    stat = osErrorISR;
 800196e:	f06f 0005 	mvn.w	r0, #5
 8001972:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001974:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1f8      	bne.n	800196e <osKernelInitialize+0x6>
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <osKernelInitialize+0x34>)
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	2802      	cmp	r0, #2
 8001982:	d106      	bne.n	8001992 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001984:	f3ef 8311 	mrs	r3, BASEPRI
 8001988:	2b00      	cmp	r3, #0
 800198a:	d1f0      	bne.n	800196e <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 800198c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8001990:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8001992:	2800      	cmp	r0, #0
 8001994:	d1fa      	bne.n	800198c <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8001996:	2201      	movs	r2, #1
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	4770      	bx	lr
 800199c:	200002e8 	.word	0x200002e8

080019a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80019a0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019a2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80019a6:	b113      	cbz	r3, 80019ae <osKernelStart+0xe>
    stat = osErrorISR;
 80019a8:	f06f 0005 	mvn.w	r0, #5
 80019ac:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019ae:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 80019b2:	2c00      	cmp	r4, #0
 80019b4:	d1f8      	bne.n	80019a8 <osKernelStart+0x8>
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <osKernelStart+0x3c>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	2a02      	cmp	r2, #2
 80019bc:	d106      	bne.n	80019cc <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80019be:	f3ef 8311 	mrs	r3, BASEPRI
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <osKernelStart+0x8>
    if (KernelState == osKernelReady) {
      KernelState = osKernelRunning;
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 80019c6:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80019ca:	bd10      	pop	{r4, pc}
    if (KernelState == osKernelReady) {
 80019cc:	2a01      	cmp	r2, #1
 80019ce:	d1fa      	bne.n	80019c6 <osKernelStart+0x26>
      KernelState = osKernelRunning;
 80019d0:	2202      	movs	r2, #2
 80019d2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80019d4:	f001 fa2a 	bl	8002e2c <vTaskStartScheduler>
      stat = osOK;
 80019d8:	4620      	mov	r0, r4
 80019da:	bd10      	pop	{r4, pc}
 80019dc:	200002e8 	.word	0x200002e8

080019e0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80019e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e2:	b087      	sub	sp, #28
 80019e4:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80019e6:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80019e8:	460b      	mov	r3, r1
  hTask = NULL;
 80019ea:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019ec:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80019f0:	bb72      	cbnz	r2, 8001a50 <osThreadNew+0x70>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019f2:	f3ef 8210 	mrs	r2, PRIMASK
 80019f6:	bb5a      	cbnz	r2, 8001a50 <osThreadNew+0x70>
 80019f8:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <osThreadNew+0xbc>)
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	2a02      	cmp	r2, #2
 80019fe:	d102      	bne.n	8001a06 <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a00:	f3ef 8211 	mrs	r2, BASEPRI
 8001a04:	bb22      	cbnz	r2, 8001a50 <osThreadNew+0x70>
 8001a06:	b318      	cbz	r0, 8001a50 <osThreadNew+0x70>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8001a0e:	2c00      	cmp	r4, #0
 8001a10:	d03c      	beq.n	8001a8c <osThreadNew+0xac>
      if (attr->name != NULL) {
 8001a12:	6821      	ldr	r1, [r4, #0]
 8001a14:	b909      	cbnz	r1, 8001a1a <osThreadNew+0x3a>
    name  = &empty;
 8001a16:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8001a1a:	69a5      	ldr	r5, [r4, #24]
 8001a1c:	2d00      	cmp	r5, #0
 8001a1e:	bf08      	it	eq
 8001a20:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001a22:	1e6a      	subs	r2, r5, #1
 8001a24:	2a37      	cmp	r2, #55	; 0x37
 8001a26:	462f      	mov	r7, r5
 8001a28:	d835      	bhi.n	8001a96 <osThreadNew+0xb6>
 8001a2a:	6862      	ldr	r2, [r4, #4]
 8001a2c:	07d2      	lsls	r2, r2, #31
 8001a2e:	d432      	bmi.n	8001a96 <osThreadNew+0xb6>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8001a30:	6966      	ldr	r6, [r4, #20]
 8001a32:	b186      	cbz	r6, 8001a56 <osThreadNew+0x76>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001a34:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a36:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8001a3a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8001a3e:	f1be 0f00 	cmp.w	lr, #0
 8001a42:	d00a      	beq.n	8001a5a <osThreadNew+0x7a>
 8001a44:	f1bc 0f5b 	cmp.w	ip, #91	; 0x5b
 8001a48:	d902      	bls.n	8001a50 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a4a:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001a4c:	b104      	cbz	r4, 8001a50 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001a4e:	b9ae      	cbnz	r6, 8001a7c <osThreadNew+0x9c>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001a50:	9805      	ldr	r0, [sp, #20]
}
 8001a52:	b007      	add	sp, #28
 8001a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8001a56:	2280      	movs	r2, #128	; 0x80
 8001a58:	e7ed      	b.n	8001a36 <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001a5a:	f1bc 0f00 	cmp.w	ip, #0
 8001a5e:	d1f7      	bne.n	8001a50 <osThreadNew+0x70>
      if (mem == 0) {
 8001a60:	6924      	ldr	r4, [r4, #16]
 8001a62:	2c00      	cmp	r4, #0
 8001a64:	d1f4      	bne.n	8001a50 <osThreadNew+0x70>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001a66:	ac05      	add	r4, sp, #20
 8001a68:	9401      	str	r4, [sp, #4]
 8001a6a:	9700      	str	r7, [sp, #0]
 8001a6c:	b292      	uxth	r2, r2
 8001a6e:	f001 f9b0 	bl	8002dd2 <xTaskCreate>
 8001a72:	2801      	cmp	r0, #1
          hTask = NULL;
 8001a74:	bf1c      	itt	ne
 8001a76:	2300      	movne	r3, #0
 8001a78:	9305      	strne	r3, [sp, #20]
 8001a7a:	e7e9      	b.n	8001a50 <osThreadNew+0x70>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001a7c:	f8cd e008 	str.w	lr, [sp, #8]
 8001a80:	9401      	str	r4, [sp, #4]
 8001a82:	9500      	str	r5, [sp, #0]
 8001a84:	f001 f96e 	bl	8002d64 <xTaskCreateStatic>
 8001a88:	9005      	str	r0, [sp, #20]
 8001a8a:	e7e1      	b.n	8001a50 <osThreadNew+0x70>
    prio  = (UBaseType_t)osPriorityNormal;
 8001a8c:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 8001a8e:	2280      	movs	r2, #128	; 0x80
    name  = &empty;
 8001a90:	f10d 0113 	add.w	r1, sp, #19
 8001a94:	e7e7      	b.n	8001a66 <osThreadNew+0x86>
        return (NULL);
 8001a96:	2000      	movs	r0, #0
 8001a98:	e7db      	b.n	8001a52 <osThreadNew+0x72>
 8001a9a:	bf00      	nop
 8001a9c:	200002e8 	.word	0x200002e8

08001aa0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001aa0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001aa2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8001aa6:	b113      	cbz	r3, 8001aae <osDelay+0xe>
    stat = osErrorISR;
 8001aa8:	f06f 0005 	mvn.w	r0, #5
 8001aac:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001aae:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f8      	bne.n	8001aa8 <osDelay+0x8>
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <osDelay+0x30>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d103      	bne.n	8001ac6 <osDelay+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001abe:	f3ef 8311 	mrs	r3, BASEPRI
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <osDelay+0x8>
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8001ac6:	b110      	cbz	r0, 8001ace <osDelay+0x2e>
      vTaskDelay(ticks);
 8001ac8:	f001 fb06 	bl	80030d8 <vTaskDelay>
    stat = osOK;
 8001acc:	2000      	movs	r0, #0
    }
  }

  return (stat);
}
 8001ace:	bd08      	pop	{r3, pc}
 8001ad0:	200002e8 	.word	0x200002e8

08001ad4 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8001ad4:	b570      	push	{r4, r5, r6, lr}
 8001ad6:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ad8:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8001adc:	b113      	cbz	r3, 8001ae4 <osMutexNew+0x10>
  hMutex = NULL;
 8001ade:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8001ae0:	4628      	mov	r0, r5
 8001ae2:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ae4:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ()) {
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f8      	bne.n	8001ade <osMutexNew+0xa>
 8001aec:	4a1a      	ldr	r2, [pc, #104]	; (8001b58 <osMutexNew+0x84>)
 8001aee:	6812      	ldr	r2, [r2, #0]
 8001af0:	2a02      	cmp	r2, #2
 8001af2:	d103      	bne.n	8001afc <osMutexNew+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001af4:	f3ef 8211 	mrs	r2, BASEPRI
 8001af8:	2a00      	cmp	r2, #0
 8001afa:	d1f0      	bne.n	8001ade <osMutexNew+0xa>
    if (attr != NULL) {
 8001afc:	b104      	cbz	r4, 8001b00 <osMutexNew+0x2c>
      type = attr->attr_bits;
 8001afe:	6863      	ldr	r3, [r4, #4]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8001b00:	f003 0601 	and.w	r6, r3, #1
    if ((type & osMutexRobust) != osMutexRobust) {
 8001b04:	071b      	lsls	r3, r3, #28
 8001b06:	d4ea      	bmi.n	8001ade <osMutexNew+0xa>
      if (attr != NULL) {
 8001b08:	b1b4      	cbz	r4, 8001b38 <osMutexNew+0x64>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8001b0a:	68a1      	ldr	r1, [r4, #8]
 8001b0c:	68e3      	ldr	r3, [r4, #12]
 8001b0e:	b189      	cbz	r1, 8001b34 <osMutexNew+0x60>
 8001b10:	2b4f      	cmp	r3, #79	; 0x4f
 8001b12:	d9e4      	bls.n	8001ade <osMutexNew+0xa>
        if (rmtx != 0U) {
 8001b14:	b1de      	cbz	r6, 8001b4e <osMutexNew+0x7a>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8001b16:	2004      	movs	r0, #4
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8001b18:	f000 fe0d 	bl	8002736 <xQueueCreateMutexStatic>
 8001b1c:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0dd      	beq.n	8001ade <osMutexNew+0xa>
          name = attr->name;
 8001b22:	6821      	ldr	r1, [r4, #0]
        vQueueAddToRegistry (hMutex, name);
 8001b24:	4628      	mov	r0, r5
 8001b26:	f000 ff8b 	bl	8002a40 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8001b2a:	2e00      	cmp	r6, #0
 8001b2c:	d0d8      	beq.n	8001ae0 <osMutexNew+0xc>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8001b2e:	f045 0501 	orr.w	r5, r5, #1
  return ((osMutexId_t)hMutex);
 8001b32:	e7d5      	b.n	8001ae0 <osMutexNew+0xc>
        if (mem == 0) {
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1d2      	bne.n	8001ade <osMutexNew+0xa>
          if (rmtx != 0U) {
 8001b38:	b15e      	cbz	r6, 8001b52 <osMutexNew+0x7e>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8001b3a:	2004      	movs	r0, #4
            hMutex = xSemaphoreCreateMutex ();
 8001b3c:	f000 fdf0 	bl	8002720 <xQueueCreateMutex>
 8001b40:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8001b42:	2800      	cmp	r0, #0
 8001b44:	d0cb      	beq.n	8001ade <osMutexNew+0xa>
        if (attr != NULL) {
 8001b46:	2c00      	cmp	r4, #0
 8001b48:	d1eb      	bne.n	8001b22 <osMutexNew+0x4e>
          name = NULL;
 8001b4a:	4621      	mov	r1, r4
 8001b4c:	e7ea      	b.n	8001b24 <osMutexNew+0x50>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8001b4e:	2001      	movs	r0, #1
 8001b50:	e7e2      	b.n	8001b18 <osMutexNew+0x44>
            hMutex = xSemaphoreCreateMutex ();
 8001b52:	2001      	movs	r0, #1
 8001b54:	e7f2      	b.n	8001b3c <osMutexNew+0x68>
 8001b56:	bf00      	nop
 8001b58:	200002e8 	.word	0x200002e8

08001b5c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001b5c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001b5e:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b60:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001b64:	b11b      	cbz	r3, 8001b6e <osMessageQueueNew+0x12>
  hQueue = NULL;
 8001b66:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8001b68:	4628      	mov	r0, r5
 8001b6a:	b002      	add	sp, #8
 8001b6c:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b6e:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f7      	bne.n	8001b66 <osMessageQueueNew+0xa>
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <osMessageQueueNew+0x8c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d103      	bne.n	8001b86 <osMessageQueueNew+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001b7e:	f3ef 8311 	mrs	r3, BASEPRI
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1ef      	bne.n	8001b66 <osMessageQueueNew+0xa>
 8001b86:	2800      	cmp	r0, #0
 8001b88:	d0ed      	beq.n	8001b66 <osMessageQueueNew+0xa>
 8001b8a:	2900      	cmp	r1, #0
 8001b8c:	d0eb      	beq.n	8001b66 <osMessageQueueNew+0xa>
    if (attr != NULL) {
 8001b8e:	b304      	cbz	r4, 8001bd2 <osMessageQueueNew+0x76>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001b90:	68a3      	ldr	r3, [r4, #8]
 8001b92:	68e2      	ldr	r2, [r4, #12]
 8001b94:	b1ab      	cbz	r3, 8001bc2 <osMessageQueueNew+0x66>
 8001b96:	2a4f      	cmp	r2, #79	; 0x4f
 8001b98:	d9e5      	bls.n	8001b66 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001b9a:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8001b9c:	2a00      	cmp	r2, #0
 8001b9e:	d0e2      	beq.n	8001b66 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001ba0:	6966      	ldr	r6, [r4, #20]
 8001ba2:	fb01 f500 	mul.w	r5, r1, r0
 8001ba6:	42ae      	cmp	r6, r5
 8001ba8:	d3dd      	bcc.n	8001b66 <osMessageQueueNew+0xa>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001baa:	2500      	movs	r5, #0
 8001bac:	9500      	str	r5, [sp, #0]
 8001bae:	f000 fc83 	bl	80024b8 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8001bb2:	4605      	mov	r5, r0
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	d0d6      	beq.n	8001b66 <osMessageQueueNew+0xa>
        name = attr->name;
 8001bb8:	6821      	ldr	r1, [r4, #0]
      vQueueAddToRegistry (hQueue, name);
 8001bba:	4628      	mov	r0, r5
 8001bbc:	f000 ff40 	bl	8002a40 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 8001bc0:	e7d2      	b.n	8001b68 <osMessageQueueNew+0xc>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001bc2:	2a00      	cmp	r2, #0
 8001bc4:	d1cf      	bne.n	8001b66 <osMessageQueueNew+0xa>
 8001bc6:	6923      	ldr	r3, [r4, #16]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1cc      	bne.n	8001b66 <osMessageQueueNew+0xa>
      if (mem == 0) {
 8001bcc:	6963      	ldr	r3, [r4, #20]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1c9      	bne.n	8001b66 <osMessageQueueNew+0xa>
        hQueue = xQueueCreate (msg_count, msg_size);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f000 fcbd 	bl	8002552 <xQueueGenericCreate>
    if (hQueue != NULL) {
 8001bd8:	4605      	mov	r5, r0
 8001bda:	2800      	cmp	r0, #0
 8001bdc:	d0c3      	beq.n	8001b66 <osMessageQueueNew+0xa>
      if (attr != NULL) {
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d1ea      	bne.n	8001bb8 <osMessageQueueNew+0x5c>
        name = NULL;
 8001be2:	4621      	mov	r1, r4
 8001be4:	e7e9      	b.n	8001bba <osMessageQueueNew+0x5e>
 8001be6:	bf00      	nop
 8001be8:	200002e8 	.word	0x200002e8

08001bec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8001bec:	b513      	push	{r0, r1, r4, lr}
 8001bee:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bf0:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8001bf4:	b123      	cbz	r3, 8001c00 <osMessageQueuePut+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001bf6:	b9e8      	cbnz	r0, 8001c34 <osMessageQueuePut+0x48>
      stat = osErrorParameter;
 8001bf8:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8001bfc:	b002      	add	sp, #8
 8001bfe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c00:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1f6      	bne.n	8001bf6 <osMessageQueuePut+0xa>
 8001c08:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <osMessageQueuePut+0x80>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d103      	bne.n	8001c18 <osMessageQueuePut+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c10:	f3ef 8311 	mrs	r3, BASEPRI
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ee      	bne.n	8001bf6 <osMessageQueuePut+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001c18:	2800      	cmp	r0, #0
 8001c1a:	d0ed      	beq.n	8001bf8 <osMessageQueuePut+0xc>
 8001c1c:	2900      	cmp	r1, #0
 8001c1e:	d0eb      	beq.n	8001bf8 <osMessageQueuePut+0xc>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001c20:	2300      	movs	r3, #0
 8001c22:	4622      	mov	r2, r4
 8001c24:	f000 fcbc 	bl	80025a0 <xQueueGenericSend>
 8001c28:	2801      	cmp	r0, #1
 8001c2a:	d011      	beq.n	8001c50 <osMessageQueuePut+0x64>
        if (timeout != 0U) {
 8001c2c:	b9dc      	cbnz	r4, 8001c66 <osMessageQueuePut+0x7a>
          stat = osErrorResource;
 8001c2e:	f06f 0002 	mvn.w	r0, #2
 8001c32:	e7e3      	b.n	8001bfc <osMessageQueuePut+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001c34:	2900      	cmp	r1, #0
 8001c36:	d0df      	beq.n	8001bf8 <osMessageQueuePut+0xc>
 8001c38:	2c00      	cmp	r4, #0
 8001c3a:	d1dd      	bne.n	8001bf8 <osMessageQueuePut+0xc>
      yield = pdFALSE;
 8001c3c:	aa02      	add	r2, sp, #8
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001c3e:	4623      	mov	r3, r4
      yield = pdFALSE;
 8001c40:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8001c44:	f000 fd85 	bl	8002752 <xQueueGenericSendFromISR>
 8001c48:	2801      	cmp	r0, #1
 8001c4a:	d1f0      	bne.n	8001c2e <osMessageQueuePut+0x42>
        portYIELD_FROM_ISR (yield);
 8001c4c:	9b01      	ldr	r3, [sp, #4]
 8001c4e:	b90b      	cbnz	r3, 8001c54 <osMessageQueuePut+0x68>
  stat = osOK;
 8001c50:	2000      	movs	r0, #0
 8001c52:	e7d3      	b.n	8001bfc <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <osMessageQueuePut+0x84>)
 8001c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	f3bf 8f4f 	dsb	sy
 8001c60:	f3bf 8f6f 	isb	sy
 8001c64:	e7f4      	b.n	8001c50 <osMessageQueuePut+0x64>
          stat = osErrorTimeout;
 8001c66:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8001c6a:	e7c7      	b.n	8001bfc <osMessageQueuePut+0x10>
 8001c6c:	200002e8 	.word	0x200002e8
 8001c70:	e000ed04 	.word	0xe000ed04

08001c74 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8001c74:	b513      	push	{r0, r1, r4, lr}
 8001c76:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c78:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8001c7c:	b123      	cbz	r3, 8001c88 <osMessageQueueGet+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001c7e:	b9e0      	cbnz	r0, 8001cba <osMessageQueueGet+0x46>
      stat = osErrorParameter;
 8001c80:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8001c84:	b002      	add	sp, #8
 8001c86:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c88:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1f6      	bne.n	8001c7e <osMessageQueueGet+0xa>
 8001c90:	4b17      	ldr	r3, [pc, #92]	; (8001cf0 <osMessageQueueGet+0x7c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d103      	bne.n	8001ca0 <osMessageQueueGet+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c98:	f3ef 8311 	mrs	r3, BASEPRI
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1ee      	bne.n	8001c7e <osMessageQueueGet+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	d0ed      	beq.n	8001c80 <osMessageQueueGet+0xc>
 8001ca4:	2900      	cmp	r1, #0
 8001ca6:	d0eb      	beq.n	8001c80 <osMessageQueueGet+0xc>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001ca8:	4622      	mov	r2, r4
 8001caa:	f000 fdb5 	bl	8002818 <xQueueReceive>
 8001cae:	2801      	cmp	r0, #1
 8001cb0:	d010      	beq.n	8001cd4 <osMessageQueueGet+0x60>
        if (timeout != 0U) {
 8001cb2:	b9d4      	cbnz	r4, 8001cea <osMessageQueueGet+0x76>
          stat = osErrorResource;
 8001cb4:	f06f 0002 	mvn.w	r0, #2
 8001cb8:	e7e4      	b.n	8001c84 <osMessageQueueGet+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001cba:	2900      	cmp	r1, #0
 8001cbc:	d0e0      	beq.n	8001c80 <osMessageQueueGet+0xc>
 8001cbe:	2c00      	cmp	r4, #0
 8001cc0:	d1de      	bne.n	8001c80 <osMessageQueueGet+0xc>
      yield = pdFALSE;
 8001cc2:	aa02      	add	r2, sp, #8
 8001cc4:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8001cc8:	f000 fe4a 	bl	8002960 <xQueueReceiveFromISR>
 8001ccc:	2801      	cmp	r0, #1
 8001cce:	d1f1      	bne.n	8001cb4 <osMessageQueueGet+0x40>
        portYIELD_FROM_ISR (yield);
 8001cd0:	9b01      	ldr	r3, [sp, #4]
 8001cd2:	b90b      	cbnz	r3, 8001cd8 <osMessageQueueGet+0x64>
  stat = osOK;
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	e7d5      	b.n	8001c84 <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <osMessageQueueGet+0x80>)
 8001cda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	f3bf 8f4f 	dsb	sy
 8001ce4:	f3bf 8f6f 	isb	sy
 8001ce8:	e7f4      	b.n	8001cd4 <osMessageQueueGet+0x60>
          stat = osErrorTimeout;
 8001cea:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8001cee:	e7c9      	b.n	8001c84 <osMessageQueueGet+0x10>
 8001cf0:	200002e8 	.word	0x200002e8
 8001cf4:	e000ed04 	.word	0xe000ed04

08001cf8 <osMessageQueueGetCount>:

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  UBaseType_t count;

  if (hQueue == NULL) {
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	b1a0      	cbz	r0, 8001d26 <osMessageQueueGetCount+0x2e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001cfc:	f3ef 8205 	mrs	r2, IPSR
    count = 0U;
  }
  else if (IS_IRQ()) {
 8001d00:	b112      	cbz	r2, 8001d08 <osMessageQueueGetCount+0x10>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 be8f 	b.w	8002a26 <uxQueueMessagesWaitingFromISR>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d08:	f3ef 8210 	mrs	r2, PRIMASK
  else if (IS_IRQ()) {
 8001d0c:	2a00      	cmp	r2, #0
 8001d0e:	d1f8      	bne.n	8001d02 <osMessageQueueGetCount+0xa>
 8001d10:	4a05      	ldr	r2, [pc, #20]	; (8001d28 <osMessageQueueGetCount+0x30>)
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	2a02      	cmp	r2, #2
 8001d16:	d103      	bne.n	8001d20 <osMessageQueueGetCount+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001d18:	f3ef 8211 	mrs	r2, BASEPRI
 8001d1c:	2a00      	cmp	r2, #0
 8001d1e:	d1f0      	bne.n	8001d02 <osMessageQueueGetCount+0xa>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 be6d 	b.w	8002a00 <uxQueueMessagesWaiting>
  }

  return ((uint32_t)count);
}
 8001d26:	4770      	bx	lr
 8001d28:	200002e8 	.word	0x200002e8

08001d2c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <vApplicationGetIdleTaskMemory+0x10>)
 8001d2e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001d30:	4b03      	ldr	r3, [pc, #12]	; (8001d40 <vApplicationGetIdleTaskMemory+0x14>)
 8001d32:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	2000028c 	.word	0x2000028c
 8001d40:	2000008c 	.word	0x2000008c

08001d44 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001d44:	4b03      	ldr	r3, [pc, #12]	; (8001d54 <vApplicationGetTimerTaskMemory+0x10>)
 8001d46:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <vApplicationGetTimerTaskMemory+0x14>)
 8001d4a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	4770      	bx	lr
 8001d54:	200006ec 	.word	0x200006ec
 8001d58:	200002ec 	.word	0x200002ec

08001d5c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d5c:	f100 0308 	add.w	r3, r0, #8
 8001d60:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d62:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d66:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d68:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d6a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d6c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d6e:	6003      	str	r3, [r0, #0]
 8001d70:	4770      	bx	lr

08001d72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	6103      	str	r3, [r0, #16]
 8001d76:	4770      	bx	lr

08001d78 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001d78:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001d7a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001d84:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001d86:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001d88:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	6003      	str	r3, [r0, #0]
 8001d8e:	4770      	bx	lr

08001d90 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001d90:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001d92:	1c53      	adds	r3, r2, #1
{
 8001d94:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001d96:	d10a      	bne.n	8001dae <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001d98:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001d9e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001da0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001da2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001da4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001da6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001da8:	3301      	adds	r3, #1
 8001daa:	6003      	str	r3, [r0, #0]
 8001dac:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dae:	f100 0308 	add.w	r3, r0, #8
 8001db2:	685c      	ldr	r4, [r3, #4]
 8001db4:	6825      	ldr	r5, [r4, #0]
 8001db6:	42aa      	cmp	r2, r5
 8001db8:	d3ef      	bcc.n	8001d9a <vListInsert+0xa>
 8001dba:	4623      	mov	r3, r4
 8001dbc:	e7f9      	b.n	8001db2 <vListInsert+0x22>

08001dbe <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001dbe:	6841      	ldr	r1, [r0, #4]
 8001dc0:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001dc2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001dc4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001dc6:	6882      	ldr	r2, [r0, #8]
 8001dc8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001dca:	6859      	ldr	r1, [r3, #4]
 8001dcc:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001dce:	bf08      	it	eq
 8001dd0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	3a01      	subs	r2, #1
 8001dda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001ddc:	6818      	ldr	r0, [r3, #0]
}
 8001dde:	4770      	bx	lr

08001de0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001de0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <prvTaskExitError+0x3c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	3301      	adds	r3, #1
 8001dec:	d008      	beq.n	8001e00 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df2:	f383 8811 	msr	BASEPRI, r3
 8001df6:	f3bf 8f6f 	isb	sy
 8001dfa:	f3bf 8f4f 	dsb	sy
 8001dfe:	e7fe      	b.n	8001dfe <prvTaskExitError+0x1e>
 8001e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e04:	f383 8811 	msr	BASEPRI, r3
 8001e08:	f3bf 8f6f 	isb	sy
 8001e0c:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001e10:	9b01      	ldr	r3, [sp, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0fc      	beq.n	8001e10 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001e16:	b002      	add	sp, #8
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000004 	.word	0x20000004

08001e20 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001e20:	4808      	ldr	r0, [pc, #32]	; (8001e44 <prvPortStartFirstTask+0x24>)
 8001e22:	6800      	ldr	r0, [r0, #0]
 8001e24:	6800      	ldr	r0, [r0, #0]
 8001e26:	f380 8808 	msr	MSP, r0
 8001e2a:	f04f 0000 	mov.w	r0, #0
 8001e2e:	f380 8814 	msr	CONTROL, r0
 8001e32:	b662      	cpsie	i
 8001e34:	b661      	cpsie	f
 8001e36:	f3bf 8f4f 	dsb	sy
 8001e3a:	f3bf 8f6f 	isb	sy
 8001e3e:	df00      	svc	0
 8001e40:	bf00      	nop
 8001e42:	0000      	.short	0x0000
 8001e44:	e000ed08 	.word	0xe000ed08

08001e48 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001e48:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001e58 <vPortEnableVFP+0x10>
 8001e4c:	6801      	ldr	r1, [r0, #0]
 8001e4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001e52:	6001      	str	r1, [r0, #0]
 8001e54:	4770      	bx	lr
 8001e56:	0000      	.short	0x0000
 8001e58:	e000ed88 	.word	0xe000ed88

08001e5c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001e5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e60:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <pxPortInitialiseStack+0x28>)
 8001e66:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001e6a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001e6e:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001e72:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001e76:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001e7a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001e7e:	3844      	subs	r0, #68	; 0x44
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	08001de1 	.word	0x08001de1
	...

08001e90 <SVC_Handler>:
	__asm volatile (
 8001e90:	4b07      	ldr	r3, [pc, #28]	; (8001eb0 <pxCurrentTCBConst2>)
 8001e92:	6819      	ldr	r1, [r3, #0]
 8001e94:	6808      	ldr	r0, [r1, #0]
 8001e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e9a:	f380 8809 	msr	PSP, r0
 8001e9e:	f3bf 8f6f 	isb	sy
 8001ea2:	f04f 0000 	mov.w	r0, #0
 8001ea6:	f380 8811 	msr	BASEPRI, r0
 8001eaa:	4770      	bx	lr
 8001eac:	f3af 8000 	nop.w

08001eb0 <pxCurrentTCBConst2>:
 8001eb0:	20004368 	.word	0x20004368

08001eb4 <vPortEnterCritical>:
 8001eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eb8:	f383 8811 	msr	BASEPRI, r3
 8001ebc:	f3bf 8f6f 	isb	sy
 8001ec0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <vPortEnterCritical+0x3c>)
 8001ec6:	6813      	ldr	r3, [r2, #0]
 8001ec8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001eca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001ecc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001ece:	d10d      	bne.n	8001eec <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <vPortEnterCritical+0x40>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001ed8:	d008      	beq.n	8001eec <vPortEnterCritical+0x38>
 8001eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ede:	f383 8811 	msr	BASEPRI, r3
 8001ee2:	f3bf 8f6f 	isb	sy
 8001ee6:	f3bf 8f4f 	dsb	sy
 8001eea:	e7fe      	b.n	8001eea <vPortEnterCritical+0x36>
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000004 	.word	0x20000004
 8001ef4:	e000ed04 	.word	0xe000ed04

08001ef8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001ef8:	4a08      	ldr	r2, [pc, #32]	; (8001f1c <vPortExitCritical+0x24>)
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	b943      	cbnz	r3, 8001f10 <vPortExitCritical+0x18>
 8001efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f02:	f383 8811 	msr	BASEPRI, r3
 8001f06:	f3bf 8f6f 	isb	sy
 8001f0a:	f3bf 8f4f 	dsb	sy
 8001f0e:	e7fe      	b.n	8001f0e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001f10:	3b01      	subs	r3, #1
 8001f12:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001f14:	b90b      	cbnz	r3, 8001f1a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001f16:	f383 8811 	msr	BASEPRI, r3
 8001f1a:	4770      	bx	lr
 8001f1c:	20000004 	.word	0x20000004

08001f20 <PendSV_Handler>:
	__asm volatile
 8001f20:	f3ef 8009 	mrs	r0, PSP
 8001f24:	f3bf 8f6f 	isb	sy
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <pxCurrentTCBConst>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	f01e 0f10 	tst.w	lr, #16
 8001f30:	bf08      	it	eq
 8001f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f3a:	6010      	str	r0, [r2, #0]
 8001f3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001f40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001f44:	f380 8811 	msr	BASEPRI, r0
 8001f48:	f3bf 8f4f 	dsb	sy
 8001f4c:	f3bf 8f6f 	isb	sy
 8001f50:	f001 f8e6 	bl	8003120 <vTaskSwitchContext>
 8001f54:	f04f 0000 	mov.w	r0, #0
 8001f58:	f380 8811 	msr	BASEPRI, r0
 8001f5c:	bc09      	pop	{r0, r3}
 8001f5e:	6819      	ldr	r1, [r3, #0]
 8001f60:	6808      	ldr	r0, [r1, #0]
 8001f62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f66:	f01e 0f10 	tst.w	lr, #16
 8001f6a:	bf08      	it	eq
 8001f6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001f70:	f380 8809 	msr	PSP, r0
 8001f74:	f3bf 8f6f 	isb	sy
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	f3af 8000 	nop.w

08001f80 <pxCurrentTCBConst>:
 8001f80:	20004368 	.word	0x20004368

08001f84 <SysTick_Handler>:
{
 8001f84:	b508      	push	{r3, lr}
	__asm volatile
 8001f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f8a:	f383 8811 	msr	BASEPRI, r3
 8001f8e:	f3bf 8f6f 	isb	sy
 8001f92:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001f96:	f000 ff9b 	bl	8002ed0 <xTaskIncrementTick>
 8001f9a:	b118      	cbz	r0, 8001fa4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <SysTick_Handler+0x28>)
 8001f9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fa2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f383 8811 	msr	BASEPRI, r3
 8001faa:	bd08      	pop	{r3, pc}
 8001fac:	e000ed04 	.word	0xe000ed04

08001fb0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001fb0:	4a08      	ldr	r2, [pc, #32]	; (8001fd4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001fb2:	4909      	ldr	r1, [pc, #36]	; (8001fd8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001fb8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001fba:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <vPortSetupTimerInterrupt+0x2c>)
 8001fbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc6:	4906      	ldr	r1, [pc, #24]	; (8001fe0 <vPortSetupTimerInterrupt+0x30>)
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001fcc:	2307      	movs	r3, #7
 8001fce:	6013      	str	r3, [r2, #0]
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	e000e010 	.word	0xe000e010
 8001fd8:	e000e018 	.word	0xe000e018
 8001fdc:	20000008 	.word	0x20000008
 8001fe0:	e000e014 	.word	0xe000e014

08001fe4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001fe4:	4b39      	ldr	r3, [pc, #228]	; (80020cc <xPortStartScheduler+0xe8>)
 8001fe6:	4a3a      	ldr	r2, [pc, #232]	; (80020d0 <xPortStartScheduler+0xec>)
{
 8001fe8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001fea:	6819      	ldr	r1, [r3, #0]
 8001fec:	4291      	cmp	r1, r2
 8001fee:	d108      	bne.n	8002002 <xPortStartScheduler+0x1e>
	__asm volatile
 8001ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ff4:	f383 8811 	msr	BASEPRI, r3
 8001ff8:	f3bf 8f6f 	isb	sy
 8001ffc:	f3bf 8f4f 	dsb	sy
 8002000:	e7fe      	b.n	8002000 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b33      	ldr	r3, [pc, #204]	; (80020d4 <xPortStartScheduler+0xf0>)
 8002006:	429a      	cmp	r2, r3
 8002008:	d108      	bne.n	800201c <xPortStartScheduler+0x38>
 800200a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800200e:	f383 8811 	msr	BASEPRI, r3
 8002012:	f3bf 8f6f 	isb	sy
 8002016:	f3bf 8f4f 	dsb	sy
 800201a:	e7fe      	b.n	800201a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800201c:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <xPortStartScheduler+0xf4>)
 800201e:	781a      	ldrb	r2, [r3, #0]
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002024:	22ff      	movs	r2, #255	; 0xff
 8002026:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002028:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800202a:	4a2c      	ldr	r2, [pc, #176]	; (80020dc <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800202c:	b2db      	uxtb	r3, r3
 800202e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002032:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002036:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800203a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800203c:	4b28      	ldr	r3, [pc, #160]	; (80020e0 <xPortStartScheduler+0xfc>)
 800203e:	2207      	movs	r2, #7
 8002040:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002042:	2100      	movs	r1, #0
 8002044:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002048:	0600      	lsls	r0, r0, #24
 800204a:	f102 34ff 	add.w	r4, r2, #4294967295
 800204e:	d40d      	bmi.n	800206c <xPortStartScheduler+0x88>
 8002050:	b101      	cbz	r1, 8002054 <xPortStartScheduler+0x70>
 8002052:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	2a03      	cmp	r2, #3
 8002058:	d011      	beq.n	800207e <xPortStartScheduler+0x9a>
 800205a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800205e:	f383 8811 	msr	BASEPRI, r3
 8002062:	f3bf 8f6f 	isb	sy
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	e7fe      	b.n	800206a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800206c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002070:	0052      	lsls	r2, r2, #1
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	f88d 2003 	strb.w	r2, [sp, #3]
 8002078:	2101      	movs	r1, #1
 800207a:	4622      	mov	r2, r4
 800207c:	e7e2      	b.n	8002044 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800207e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002080:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002084:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002086:	9b01      	ldr	r3, [sp, #4]
 8002088:	4a13      	ldr	r2, [pc, #76]	; (80020d8 <xPortStartScheduler+0xf4>)
 800208a:	b2db      	uxtb	r3, r3
 800208c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800208e:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <xPortStartScheduler+0x100>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002096:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800209e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80020a0:	f7ff ff86 	bl	8001fb0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <xPortStartScheduler+0x104>)
 80020a6:	2400      	movs	r4, #0
 80020a8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 80020aa:	f7ff fecd 	bl	8001e48 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80020ae:	4a0f      	ldr	r2, [pc, #60]	; (80020ec <xPortStartScheduler+0x108>)
 80020b0:	6813      	ldr	r3, [r2, #0]
 80020b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80020b6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80020b8:	f7ff feb2 	bl	8001e20 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80020bc:	f001 f830 	bl	8003120 <vTaskSwitchContext>
	prvTaskExitError();
 80020c0:	f7ff fe8e 	bl	8001de0 <prvTaskExitError>
}
 80020c4:	4620      	mov	r0, r4
 80020c6:	b002      	add	sp, #8
 80020c8:	bd10      	pop	{r4, pc}
 80020ca:	bf00      	nop
 80020cc:	e000ed00 	.word	0xe000ed00
 80020d0:	410fc271 	.word	0x410fc271
 80020d4:	410fc270 	.word	0x410fc270
 80020d8:	e000e400 	.word	0xe000e400
 80020dc:	20000748 	.word	0x20000748
 80020e0:	2000074c 	.word	0x2000074c
 80020e4:	e000ed20 	.word	0xe000ed20
 80020e8:	20000004 	.word	0x20000004
 80020ec:	e000ef34 	.word	0xe000ef34

080020f0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80020f0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80020f4:	2b0f      	cmp	r3, #15
 80020f6:	d90e      	bls.n	8002116 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80020f8:	4a10      	ldr	r2, [pc, #64]	; (800213c <vPortValidateInterruptPriority+0x4c>)
 80020fa:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80020fc:	4a10      	ldr	r2, [pc, #64]	; (8002140 <vPortValidateInterruptPriority+0x50>)
 80020fe:	7812      	ldrb	r2, [r2, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d908      	bls.n	8002116 <vPortValidateInterruptPriority+0x26>
 8002104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002108:	f383 8811 	msr	BASEPRI, r3
 800210c:	f3bf 8f6f 	isb	sy
 8002110:	f3bf 8f4f 	dsb	sy
 8002114:	e7fe      	b.n	8002114 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002116:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <vPortValidateInterruptPriority+0x54>)
 8002118:	4a0b      	ldr	r2, [pc, #44]	; (8002148 <vPortValidateInterruptPriority+0x58>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002122:	4293      	cmp	r3, r2
 8002124:	d908      	bls.n	8002138 <vPortValidateInterruptPriority+0x48>
 8002126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800212a:	f383 8811 	msr	BASEPRI, r3
 800212e:	f3bf 8f6f 	isb	sy
 8002132:	f3bf 8f4f 	dsb	sy
 8002136:	e7fe      	b.n	8002136 <vPortValidateInterruptPriority+0x46>
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e3f0 	.word	0xe000e3f0
 8002140:	20000748 	.word	0x20000748
 8002144:	e000ed0c 	.word	0xe000ed0c
 8002148:	2000074c 	.word	0x2000074c

0800214c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800214c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800214e:	4b0f      	ldr	r3, [pc, #60]	; (800218c <prvInsertBlockIntoFreeList+0x40>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4282      	cmp	r2, r0
 8002154:	d318      	bcc.n	8002188 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002156:	685c      	ldr	r4, [r3, #4]
 8002158:	1919      	adds	r1, r3, r4
 800215a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800215c:	bf01      	itttt	eq
 800215e:	6841      	ldreq	r1, [r0, #4]
 8002160:	4618      	moveq	r0, r3
 8002162:	1909      	addeq	r1, r1, r4
 8002164:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002166:	6844      	ldr	r4, [r0, #4]
 8002168:	1901      	adds	r1, r0, r4
 800216a:	428a      	cmp	r2, r1
 800216c:	d107      	bne.n	800217e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800216e:	4908      	ldr	r1, [pc, #32]	; (8002190 <prvInsertBlockIntoFreeList+0x44>)
 8002170:	6809      	ldr	r1, [r1, #0]
 8002172:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002174:	bf1f      	itttt	ne
 8002176:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002178:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800217a:	1909      	addne	r1, r1, r4
 800217c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800217e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002180:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002182:	bf18      	it	ne
 8002184:	6018      	strne	r0, [r3, #0]
 8002186:	bd10      	pop	{r4, pc}
 8002188:	4613      	mov	r3, r2
 800218a:	e7e1      	b.n	8002150 <prvInsertBlockIntoFreeList+0x4>
 800218c:	20004360 	.word	0x20004360
 8002190:	20000750 	.word	0x20000750

08002194 <pvPortMalloc>:
{
 8002194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002198:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800219a:	f000 fe8b 	bl	8002eb4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800219e:	493e      	ldr	r1, [pc, #248]	; (8002298 <pvPortMalloc+0x104>)
 80021a0:	4d3e      	ldr	r5, [pc, #248]	; (800229c <pvPortMalloc+0x108>)
 80021a2:	680b      	ldr	r3, [r1, #0]
 80021a4:	bb0b      	cbnz	r3, 80021ea <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80021a6:	4a3e      	ldr	r2, [pc, #248]	; (80022a0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80021a8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80021aa:	bf1f      	itttt	ne
 80021ac:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80021ae:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80021b2:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80021b6:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80021b8:	bf14      	ite	ne
 80021ba:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80021bc:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80021c0:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80021c2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80021c4:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80021c8:	4e36      	ldr	r6, [pc, #216]	; (80022a4 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80021ca:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80021cc:	2000      	movs	r0, #0
 80021ce:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80021d0:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80021d2:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80021d4:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80021d6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80021d8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80021da:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80021dc:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80021de:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80021e0:	4b32      	ldr	r3, [pc, #200]	; (80022ac <pvPortMalloc+0x118>)
 80021e2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80021e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80021e8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80021ea:	682f      	ldr	r7, [r5, #0]
 80021ec:	4227      	tst	r7, r4
 80021ee:	d116      	bne.n	800221e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80021f0:	2c00      	cmp	r4, #0
 80021f2:	d041      	beq.n	8002278 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 80021f4:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80021f8:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80021fa:	bf1c      	itt	ne
 80021fc:	f023 0307 	bicne.w	r3, r3, #7
 8002200:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002202:	b163      	cbz	r3, 800221e <pvPortMalloc+0x8a>
 8002204:	4a29      	ldr	r2, [pc, #164]	; (80022ac <pvPortMalloc+0x118>)
 8002206:	6816      	ldr	r6, [r2, #0]
 8002208:	42b3      	cmp	r3, r6
 800220a:	4690      	mov	r8, r2
 800220c:	d807      	bhi.n	800221e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800220e:	4a25      	ldr	r2, [pc, #148]	; (80022a4 <pvPortMalloc+0x110>)
 8002210:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002212:	6868      	ldr	r0, [r5, #4]
 8002214:	4283      	cmp	r3, r0
 8002216:	d804      	bhi.n	8002222 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8002218:	6809      	ldr	r1, [r1, #0]
 800221a:	428d      	cmp	r5, r1
 800221c:	d107      	bne.n	800222e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800221e:	2400      	movs	r4, #0
 8002220:	e02a      	b.n	8002278 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002222:	682c      	ldr	r4, [r5, #0]
 8002224:	2c00      	cmp	r4, #0
 8002226:	d0f7      	beq.n	8002218 <pvPortMalloc+0x84>
 8002228:	462a      	mov	r2, r5
 800222a:	4625      	mov	r5, r4
 800222c:	e7f1      	b.n	8002212 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800222e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002230:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002232:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002234:	1ac2      	subs	r2, r0, r3
 8002236:	2a10      	cmp	r2, #16
 8002238:	d90f      	bls.n	800225a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800223a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800223c:	0741      	lsls	r1, r0, #29
 800223e:	d008      	beq.n	8002252 <pvPortMalloc+0xbe>
 8002240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002244:	f383 8811 	msr	BASEPRI, r3
 8002248:	f3bf 8f6f 	isb	sy
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	e7fe      	b.n	8002250 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002252:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002254:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002256:	f7ff ff79 	bl	800214c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800225a:	4913      	ldr	r1, [pc, #76]	; (80022a8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800225c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800225e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002260:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002262:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002264:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8002266:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800226a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800226e:	bf38      	it	cc
 8002270:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002272:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002274:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002276:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002278:	f000 feba 	bl	8002ff0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800227c:	0763      	lsls	r3, r4, #29
 800227e:	d008      	beq.n	8002292 <pvPortMalloc+0xfe>
 8002280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002284:	f383 8811 	msr	BASEPRI, r3
 8002288:	f3bf 8f6f 	isb	sy
 800228c:	f3bf 8f4f 	dsb	sy
 8002290:	e7fe      	b.n	8002290 <pvPortMalloc+0xfc>
}
 8002292:	4620      	mov	r0, r4
 8002294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002298:	20000750 	.word	0x20000750
 800229c:	20004354 	.word	0x20004354
 80022a0:	20000754 	.word	0x20000754
 80022a4:	20004360 	.word	0x20004360
 80022a8:	2000435c 	.word	0x2000435c
 80022ac:	20004358 	.word	0x20004358

080022b0 <vPortFree>:
{
 80022b0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80022b2:	4604      	mov	r4, r0
 80022b4:	b370      	cbz	r0, 8002314 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80022b6:	4a18      	ldr	r2, [pc, #96]	; (8002318 <vPortFree+0x68>)
 80022b8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80022bc:	6812      	ldr	r2, [r2, #0]
 80022be:	4213      	tst	r3, r2
 80022c0:	d108      	bne.n	80022d4 <vPortFree+0x24>
 80022c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022c6:	f383 8811 	msr	BASEPRI, r3
 80022ca:	f3bf 8f6f 	isb	sy
 80022ce:	f3bf 8f4f 	dsb	sy
 80022d2:	e7fe      	b.n	80022d2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80022d4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80022d8:	b141      	cbz	r1, 80022ec <vPortFree+0x3c>
 80022da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022de:	f383 8811 	msr	BASEPRI, r3
 80022e2:	f3bf 8f6f 	isb	sy
 80022e6:	f3bf 8f4f 	dsb	sy
 80022ea:	e7fe      	b.n	80022ea <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80022ec:	ea23 0302 	bic.w	r3, r3, r2
 80022f0:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80022f4:	f000 fdde 	bl	8002eb4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80022f8:	4a08      	ldr	r2, [pc, #32]	; (800231c <vPortFree+0x6c>)
 80022fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80022fe:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002300:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002304:	440b      	add	r3, r1
 8002306:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002308:	f7ff ff20 	bl	800214c <prvInsertBlockIntoFreeList>
}
 800230c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002310:	f000 be6e 	b.w	8002ff0 <xTaskResumeAll>
 8002314:	bd10      	pop	{r4, pc}
 8002316:	bf00      	nop
 8002318:	20004354 	.word	0x20004354
 800231c:	20004358 	.word	0x20004358

08002320 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002320:	b510      	push	{r4, lr}
 8002322:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002324:	f7ff fdc6 	bl	8001eb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002328:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800232a:	f7ff fde5 	bl	8001ef8 <vPortExitCritical>

	return xReturn;
}
 800232e:	fab4 f084 	clz	r0, r4
 8002332:	0940      	lsrs	r0, r0, #5
 8002334:	bd10      	pop	{r4, pc}

08002336 <prvCopyDataToQueue>:
{
 8002336:	b570      	push	{r4, r5, r6, lr}
 8002338:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800233a:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800233c:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800233e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002340:	b942      	cbnz	r2, 8002354 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002342:	6805      	ldr	r5, [r0, #0]
 8002344:	b99d      	cbnz	r5, 800236e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002346:	6840      	ldr	r0, [r0, #4]
 8002348:	f001 f808 	bl	800335c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800234c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800234e:	3601      	adds	r6, #1
 8002350:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8002352:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002354:	b96d      	cbnz	r5, 8002372 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002356:	6880      	ldr	r0, [r0, #8]
 8002358:	f001 fe34 	bl	8003fc4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800235c:	68a3      	ldr	r3, [r4, #8]
 800235e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002360:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002362:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002364:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002366:	4293      	cmp	r3, r2
 8002368:	d301      	bcc.n	800236e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800236e:	2000      	movs	r0, #0
 8002370:	e7ed      	b.n	800234e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002372:	68c0      	ldr	r0, [r0, #12]
 8002374:	f001 fe26 	bl	8003fc4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002378:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800237a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800237c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800237e:	425b      	negs	r3, r3
 8002380:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002382:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002384:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002386:	bf3e      	ittt	cc
 8002388:	6862      	ldrcc	r2, [r4, #4]
 800238a:	189b      	addcc	r3, r3, r2
 800238c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800238e:	2d02      	cmp	r5, #2
 8002390:	d1ed      	bne.n	800236e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002392:	b10e      	cbz	r6, 8002398 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8002394:	3e01      	subs	r6, #1
 8002396:	e7ea      	b.n	800236e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8002398:	4630      	mov	r0, r6
 800239a:	e7d8      	b.n	800234e <prvCopyDataToQueue+0x18>

0800239c <prvCopyDataFromQueue>:
{
 800239c:	4603      	mov	r3, r0
 800239e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80023a2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023a4:	b162      	cbz	r2, 80023c0 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80023a6:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80023a8:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80023aa:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80023ac:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80023ae:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80023b0:	bf24      	itt	cs
 80023b2:	6819      	ldrcs	r1, [r3, #0]
 80023b4:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80023b6:	68d9      	ldr	r1, [r3, #12]
}
 80023b8:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80023bc:	f001 be02 	b.w	8003fc4 <memcpy>
}
 80023c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <prvUnlockQueue>:
{
 80023c6:	b570      	push	{r4, r5, r6, lr}
 80023c8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80023ca:	f7ff fd73 	bl	8001eb4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80023ce:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023d2:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80023d6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023d8:	2d00      	cmp	r5, #0
 80023da:	dc14      	bgt.n	8002406 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80023dc:	23ff      	movs	r3, #255	; 0xff
 80023de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80023e2:	f7ff fd89 	bl	8001ef8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80023e6:	f7ff fd65 	bl	8001eb4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80023ea:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023ee:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80023f2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023f4:	2d00      	cmp	r5, #0
 80023f6:	dc12      	bgt.n	800241e <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80023f8:	23ff      	movs	r3, #255	; 0xff
 80023fa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80023fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002402:	f7ff bd79 	b.w	8001ef8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0e7      	beq.n	80023dc <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800240c:	4630      	mov	r0, r6
 800240e:	f000 ff07 	bl	8003220 <xTaskRemoveFromEventList>
 8002412:	b108      	cbz	r0, 8002418 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002414:	f000 ff8c 	bl	8003330 <vTaskMissedYield>
 8002418:	3d01      	subs	r5, #1
 800241a:	b26d      	sxtb	r5, r5
 800241c:	e7dc      	b.n	80023d8 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800241e:	6923      	ldr	r3, [r4, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0e9      	beq.n	80023f8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002424:	4630      	mov	r0, r6
 8002426:	f000 fefb 	bl	8003220 <xTaskRemoveFromEventList>
 800242a:	b108      	cbz	r0, 8002430 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800242c:	f000 ff80 	bl	8003330 <vTaskMissedYield>
 8002430:	3d01      	subs	r5, #1
 8002432:	b26d      	sxtb	r5, r5
 8002434:	e7de      	b.n	80023f4 <prvUnlockQueue+0x2e>
	...

08002438 <xQueueGenericReset>:
{
 8002438:	b538      	push	{r3, r4, r5, lr}
 800243a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800243c:	4604      	mov	r4, r0
 800243e:	b940      	cbnz	r0, 8002452 <xQueueGenericReset+0x1a>
 8002440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002444:	f383 8811 	msr	BASEPRI, r3
 8002448:	f3bf 8f6f 	isb	sy
 800244c:	f3bf 8f4f 	dsb	sy
 8002450:	e7fe      	b.n	8002450 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8002452:	f7ff fd2f 	bl	8001eb4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002456:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002458:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800245a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800245c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800245e:	4343      	muls	r3, r0
 8002460:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002462:	1a1b      	subs	r3, r3, r0
 8002464:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002466:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002468:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800246a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800246c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800246e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8002470:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002474:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002478:	b995      	cbnz	r5, 80024a0 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800247a:	6923      	ldr	r3, [r4, #16]
 800247c:	b163      	cbz	r3, 8002498 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800247e:	f104 0010 	add.w	r0, r4, #16
 8002482:	f000 fecd 	bl	8003220 <xTaskRemoveFromEventList>
 8002486:	b138      	cbz	r0, 8002498 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8002488:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <xQueueGenericReset+0x7c>)
 800248a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	f3bf 8f4f 	dsb	sy
 8002494:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002498:	f7ff fd2e 	bl	8001ef8 <vPortExitCritical>
}
 800249c:	2001      	movs	r0, #1
 800249e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024a0:	f104 0010 	add.w	r0, r4, #16
 80024a4:	f7ff fc5a 	bl	8001d5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80024ac:	f7ff fc56 	bl	8001d5c <vListInitialise>
 80024b0:	e7f2      	b.n	8002498 <xQueueGenericReset+0x60>
 80024b2:	bf00      	nop
 80024b4:	e000ed04 	.word	0xe000ed04

080024b8 <xQueueGenericCreateStatic>:
	{
 80024b8:	b513      	push	{r0, r1, r4, lr}
 80024ba:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80024bc:	b940      	cbnz	r0, 80024d0 <xQueueGenericCreateStatic+0x18>
 80024be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c2:	f383 8811 	msr	BASEPRI, r3
 80024c6:	f3bf 8f6f 	isb	sy
 80024ca:	f3bf 8f4f 	dsb	sy
 80024ce:	e7fe      	b.n	80024ce <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 80024d0:	b943      	cbnz	r3, 80024e4 <xQueueGenericCreateStatic+0x2c>
 80024d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d6:	f383 8811 	msr	BASEPRI, r3
 80024da:	f3bf 8f6f 	isb	sy
 80024de:	f3bf 8f4f 	dsb	sy
 80024e2:	e7fe      	b.n	80024e2 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80024e4:	b14a      	cbz	r2, 80024fa <xQueueGenericCreateStatic+0x42>
 80024e6:	b9d9      	cbnz	r1, 8002520 <xQueueGenericCreateStatic+0x68>
 80024e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ec:	f383 8811 	msr	BASEPRI, r3
 80024f0:	f3bf 8f6f 	isb	sy
 80024f4:	f3bf 8f4f 	dsb	sy
 80024f8:	e7fe      	b.n	80024f8 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80024fa:	b189      	cbz	r1, 8002520 <xQueueGenericCreateStatic+0x68>
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	e7fe      	b.n	800250c <xQueueGenericCreateStatic+0x54>
 800250e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002512:	f383 8811 	msr	BASEPRI, r3
 8002516:	f3bf 8f6f 	isb	sy
 800251a:	f3bf 8f4f 	dsb	sy
 800251e:	e7fe      	b.n	800251e <xQueueGenericCreateStatic+0x66>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002520:	2350      	movs	r3, #80	; 0x50
 8002522:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002524:	9b01      	ldr	r3, [sp, #4]
 8002526:	2b50      	cmp	r3, #80	; 0x50
 8002528:	d1f1      	bne.n	800250e <xQueueGenericCreateStatic+0x56>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800252a:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800252c:	2900      	cmp	r1, #0
 800252e:	bf08      	it	eq
 8002530:	4622      	moveq	r2, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002532:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxLength = uxQueueLength;
 8002536:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002538:	6421      	str	r1, [r4, #64]	; 0x40
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800253a:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800253c:	4619      	mov	r1, r3
 800253e:	4620      	mov	r0, r4
 8002540:	f7ff ff7a 	bl	8002438 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8002544:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8002548:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 800254c:	4620      	mov	r0, r4
 800254e:	b002      	add	sp, #8
 8002550:	bd10      	pop	{r4, pc}

08002552 <xQueueGenericCreate>:
	{
 8002552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002554:	460d      	mov	r5, r1
 8002556:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002558:	4606      	mov	r6, r0
 800255a:	b940      	cbnz	r0, 800256e <xQueueGenericCreate+0x1c>
 800255c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	e7fe      	b.n	800256c <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800256e:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002570:	3050      	adds	r0, #80	; 0x50
 8002572:	f7ff fe0f 	bl	8002194 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8002576:	4604      	mov	r4, r0
 8002578:	b160      	cbz	r0, 8002594 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800257a:	2300      	movs	r3, #0
 800257c:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8002580:	b955      	cbnz	r5, 8002598 <xQueueGenericCreate+0x46>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002582:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8002584:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002586:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002588:	2101      	movs	r1, #1
 800258a:	4620      	mov	r0, r4
 800258c:	f7ff ff54 	bl	8002438 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8002590:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 8002594:	4620      	mov	r0, r4
 8002596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002598:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800259c:	6003      	str	r3, [r0, #0]
 800259e:	e7f1      	b.n	8002584 <xQueueGenericCreate+0x32>

080025a0 <xQueueGenericSend>:
{
 80025a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025a4:	4689      	mov	r9, r1
 80025a6:	9201      	str	r2, [sp, #4]
 80025a8:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80025aa:	4604      	mov	r4, r0
 80025ac:	b940      	cbnz	r0, 80025c0 <xQueueGenericSend+0x20>
 80025ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b2:	f383 8811 	msr	BASEPRI, r3
 80025b6:	f3bf 8f6f 	isb	sy
 80025ba:	f3bf 8f4f 	dsb	sy
 80025be:	e7fe      	b.n	80025be <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025c0:	2900      	cmp	r1, #0
 80025c2:	f040 8088 	bne.w	80026d6 <xQueueGenericSend+0x136>
 80025c6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8084 	beq.w	80026d6 <xQueueGenericSend+0x136>
 80025ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d2:	f383 8811 	msr	BASEPRI, r3
 80025d6:	f3bf 8f6f 	isb	sy
 80025da:	f3bf 8f4f 	dsb	sy
 80025de:	e7fe      	b.n	80025de <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025e0:	9e01      	ldr	r6, [sp, #4]
 80025e2:	2e00      	cmp	r6, #0
 80025e4:	f000 8082 	beq.w	80026ec <xQueueGenericSend+0x14c>
 80025e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ec:	f383 8811 	msr	BASEPRI, r3
 80025f0:	f3bf 8f6f 	isb	sy
 80025f4:	f3bf 8f4f 	dsb	sy
 80025f8:	e7fe      	b.n	80025f8 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 80025fa:	9d01      	ldr	r5, [sp, #4]
 80025fc:	b91d      	cbnz	r5, 8002606 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 80025fe:	f7ff fc7b 	bl	8001ef8 <vPortExitCritical>
			return errQUEUE_FULL;
 8002602:	2000      	movs	r0, #0
 8002604:	e058      	b.n	80026b8 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8002606:	b916      	cbnz	r6, 800260e <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002608:	a802      	add	r0, sp, #8
 800260a:	f000 fe49 	bl	80032a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800260e:	f7ff fc73 	bl	8001ef8 <vPortExitCritical>
		vTaskSuspendAll();
 8002612:	f000 fc4f 	bl	8002eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002616:	f7ff fc4d 	bl	8001eb4 <vPortEnterCritical>
 800261a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800261e:	2bff      	cmp	r3, #255	; 0xff
 8002620:	bf08      	it	eq
 8002622:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8002626:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800262a:	2bff      	cmp	r3, #255	; 0xff
 800262c:	bf08      	it	eq
 800262e:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002632:	f7ff fc61 	bl	8001ef8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002636:	a901      	add	r1, sp, #4
 8002638:	a802      	add	r0, sp, #8
 800263a:	f000 fe3d 	bl	80032b8 <xTaskCheckForTimeOut>
 800263e:	2800      	cmp	r0, #0
 8002640:	d143      	bne.n	80026ca <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002642:	f7ff fc37 	bl	8001eb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002646:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002648:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800264a:	f7ff fc55 	bl	8001ef8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800264e:	42ae      	cmp	r6, r5
 8002650:	d135      	bne.n	80026be <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002652:	9901      	ldr	r1, [sp, #4]
 8002654:	f104 0010 	add.w	r0, r4, #16
 8002658:	f000 fdaa 	bl	80031b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800265c:	4620      	mov	r0, r4
 800265e:	f7ff feb2 	bl	80023c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002662:	f000 fcc5 	bl	8002ff0 <xTaskResumeAll>
 8002666:	b938      	cbnz	r0, 8002678 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002668:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800266c:	f8ca 3000 	str.w	r3, [sl]
 8002670:	f3bf 8f4f 	dsb	sy
 8002674:	f3bf 8f6f 	isb	sy
 8002678:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800267a:	f7ff fc1b 	bl	8001eb4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800267e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002680:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002682:	429a      	cmp	r2, r3
 8002684:	d301      	bcc.n	800268a <xQueueGenericSend+0xea>
 8002686:	2f02      	cmp	r7, #2
 8002688:	d1b7      	bne.n	80025fa <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800268a:	463a      	mov	r2, r7
 800268c:	4649      	mov	r1, r9
 800268e:	4620      	mov	r0, r4
 8002690:	f7ff fe51 	bl	8002336 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002696:	b11b      	cbz	r3, 80026a0 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002698:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800269c:	f000 fdc0 	bl	8003220 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80026a0:	b138      	cbz	r0, 80026b2 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 80026a2:	4b19      	ldr	r3, [pc, #100]	; (8002708 <xQueueGenericSend+0x168>)
 80026a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80026b2:	f7ff fc21 	bl	8001ef8 <vPortExitCritical>
				return pdPASS;
 80026b6:	2001      	movs	r0, #1
}
 80026b8:	b004      	add	sp, #16
 80026ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80026be:	4620      	mov	r0, r4
 80026c0:	f7ff fe81 	bl	80023c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026c4:	f000 fc94 	bl	8002ff0 <xTaskResumeAll>
 80026c8:	e7d6      	b.n	8002678 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 80026ca:	4620      	mov	r0, r4
 80026cc:	f7ff fe7b 	bl	80023c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80026d0:	f000 fc8e 	bl	8002ff0 <xTaskResumeAll>
 80026d4:	e795      	b.n	8002602 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80026d6:	2f02      	cmp	r7, #2
 80026d8:	d102      	bne.n	80026e0 <xQueueGenericSend+0x140>
 80026da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d10a      	bne.n	80026f6 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80026e0:	f000 fe2c 	bl	800333c <xTaskGetSchedulerState>
 80026e4:	2800      	cmp	r0, #0
 80026e6:	f43f af7b 	beq.w	80025e0 <xQueueGenericSend+0x40>
 80026ea:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80026ec:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80026f0:	f8df a014 	ldr.w	sl, [pc, #20]	; 8002708 <xQueueGenericSend+0x168>
 80026f4:	e7c1      	b.n	800267a <xQueueGenericSend+0xda>
 80026f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fa:	f383 8811 	msr	BASEPRI, r3
 80026fe:	f3bf 8f6f 	isb	sy
 8002702:	f3bf 8f4f 	dsb	sy
 8002706:	e7fe      	b.n	8002706 <xQueueGenericSend+0x166>
 8002708:	e000ed04 	.word	0xe000ed04

0800270c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 800270c:	b138      	cbz	r0, 800271e <prvInitialiseMutex+0x12>
			pxNewQueue->pxMutexHolder = NULL;
 800270e:	2300      	movs	r3, #0
 8002710:	6043      	str	r3, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002712:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8002714:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002716:	461a      	mov	r2, r3
 8002718:	4619      	mov	r1, r3
 800271a:	f7ff bf41 	b.w	80025a0 <xQueueGenericSend>
 800271e:	4770      	bx	lr

08002720 <xQueueCreateMutex>:
	{
 8002720:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002722:	4602      	mov	r2, r0
 8002724:	2100      	movs	r1, #0
 8002726:	2001      	movs	r0, #1
 8002728:	f7ff ff13 	bl	8002552 <xQueueGenericCreate>
 800272c:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 800272e:	f7ff ffed 	bl	800270c <prvInitialiseMutex>
	}
 8002732:	4620      	mov	r0, r4
 8002734:	bd10      	pop	{r4, pc}

08002736 <xQueueCreateMutexStatic>:
	{
 8002736:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002738:	2200      	movs	r2, #0
 800273a:	460b      	mov	r3, r1
 800273c:	9000      	str	r0, [sp, #0]
 800273e:	4611      	mov	r1, r2
 8002740:	2001      	movs	r0, #1
 8002742:	f7ff feb9 	bl	80024b8 <xQueueGenericCreateStatic>
 8002746:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 8002748:	f7ff ffe0 	bl	800270c <prvInitialiseMutex>
	}
 800274c:	4620      	mov	r0, r4
 800274e:	b002      	add	sp, #8
 8002750:	bd10      	pop	{r4, pc}

08002752 <xQueueGenericSendFromISR>:
{
 8002752:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002756:	4688      	mov	r8, r1
 8002758:	4691      	mov	r9, r2
 800275a:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800275c:	4604      	mov	r4, r0
 800275e:	b940      	cbnz	r0, 8002772 <xQueueGenericSendFromISR+0x20>
 8002760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002764:	f383 8811 	msr	BASEPRI, r3
 8002768:	f3bf 8f6f 	isb	sy
 800276c:	f3bf 8f4f 	dsb	sy
 8002770:	e7fe      	b.n	8002770 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002772:	bb09      	cbnz	r1, 80027b8 <xQueueGenericSendFromISR+0x66>
 8002774:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002776:	b1fb      	cbz	r3, 80027b8 <xQueueGenericSendFromISR+0x66>
 8002778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277c:	f383 8811 	msr	BASEPRI, r3
 8002780:	f3bf 8f6f 	isb	sy
 8002784:	f3bf 8f4f 	dsb	sy
 8002788:	e7fe      	b.n	8002788 <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800278a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800278e:	f000 fd47 	bl	8003220 <xTaskRemoveFromEventList>
 8002792:	2800      	cmp	r0, #0
 8002794:	d034      	beq.n	8002800 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002796:	f1b9 0f00 	cmp.w	r9, #0
 800279a:	d031      	beq.n	8002800 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800279c:	2001      	movs	r0, #1
 800279e:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 80027a2:	f386 8811 	msr	BASEPRI, r6
}
 80027a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80027aa:	3501      	adds	r5, #1
 80027ac:	b26d      	sxtb	r5, r5
 80027ae:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80027b2:	e025      	b.n	8002800 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 80027b4:	2000      	movs	r0, #0
 80027b6:	e7f4      	b.n	80027a2 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80027b8:	2f02      	cmp	r7, #2
 80027ba:	d102      	bne.n	80027c2 <xQueueGenericSendFromISR+0x70>
 80027bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d120      	bne.n	8002804 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027c2:	f7ff fc95 	bl	80020f0 <vPortValidateInterruptPriority>
	__asm volatile
 80027c6:	f3ef 8611 	mrs	r6, BASEPRI
 80027ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ce:	f383 8811 	msr	BASEPRI, r3
 80027d2:	f3bf 8f6f 	isb	sy
 80027d6:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80027dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027de:	429a      	cmp	r2, r3
 80027e0:	d301      	bcc.n	80027e6 <xQueueGenericSendFromISR+0x94>
 80027e2:	2f02      	cmp	r7, #2
 80027e4:	d1e6      	bne.n	80027b4 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 80027e6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027ea:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 80027ec:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027ee:	4641      	mov	r1, r8
 80027f0:	4620      	mov	r0, r4
 80027f2:	f7ff fda0 	bl	8002336 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80027f6:	1c6b      	adds	r3, r5, #1
 80027f8:	d1d7      	bne.n	80027aa <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1c4      	bne.n	800278a <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002800:	2001      	movs	r0, #1
 8002802:	e7ce      	b.n	80027a2 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002808:	f383 8811 	msr	BASEPRI, r3
 800280c:	f3bf 8f6f 	isb	sy
 8002810:	f3bf 8f4f 	dsb	sy
 8002814:	e7fe      	b.n	8002814 <xQueueGenericSendFromISR+0xc2>
	...

08002818 <xQueueReceive>:
{
 8002818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800281c:	b085      	sub	sp, #20
 800281e:	4688      	mov	r8, r1
 8002820:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8002822:	4604      	mov	r4, r0
 8002824:	b940      	cbnz	r0, 8002838 <xQueueReceive+0x20>
 8002826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282a:	f383 8811 	msr	BASEPRI, r3
 800282e:	f3bf 8f6f 	isb	sy
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	e7fe      	b.n	8002836 <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002838:	2900      	cmp	r1, #0
 800283a:	f040 8086 	bne.w	800294a <xQueueReceive+0x132>
 800283e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 8082 	beq.w	800294a <xQueueReceive+0x132>
 8002846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	e7fe      	b.n	8002856 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002858:	9e01      	ldr	r6, [sp, #4]
 800285a:	2e00      	cmp	r6, #0
 800285c:	d07a      	beq.n	8002954 <xQueueReceive+0x13c>
 800285e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002862:	f383 8811 	msr	BASEPRI, r3
 8002866:	f3bf 8f6f 	isb	sy
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	e7fe      	b.n	800286e <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002870:	9d01      	ldr	r5, [sp, #4]
 8002872:	b91d      	cbnz	r5, 800287c <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8002874:	f7ff fb40 	bl	8001ef8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002878:	2000      	movs	r0, #0
 800287a:	e052      	b.n	8002922 <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 800287c:	b916      	cbnz	r6, 8002884 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800287e:	a802      	add	r0, sp, #8
 8002880:	f000 fd0e 	bl	80032a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8002884:	f7ff fb38 	bl	8001ef8 <vPortExitCritical>
		vTaskSuspendAll();
 8002888:	f000 fb14 	bl	8002eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800288c:	f7ff fb12 	bl	8001eb4 <vPortEnterCritical>
 8002890:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002894:	2bff      	cmp	r3, #255	; 0xff
 8002896:	bf08      	it	eq
 8002898:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800289c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80028a0:	2bff      	cmp	r3, #255	; 0xff
 80028a2:	bf08      	it	eq
 80028a4:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 80028a8:	f7ff fb26 	bl	8001ef8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028ac:	a901      	add	r1, sp, #4
 80028ae:	a802      	add	r0, sp, #8
 80028b0:	f000 fd02 	bl	80032b8 <xTaskCheckForTimeOut>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d13d      	bne.n	8002934 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028b8:	4620      	mov	r0, r4
 80028ba:	f7ff fd31 	bl	8002320 <prvIsQueueEmpty>
 80028be:	b398      	cbz	r0, 8002928 <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028c0:	9901      	ldr	r1, [sp, #4]
 80028c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80028c6:	f000 fc73 	bl	80031b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80028ca:	4620      	mov	r0, r4
 80028cc:	f7ff fd7b 	bl	80023c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80028d0:	f000 fb8e 	bl	8002ff0 <xTaskResumeAll>
 80028d4:	b938      	cbnz	r0, 80028e6 <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 80028d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80028da:	f8c9 3000 	str.w	r3, [r9]
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	f3bf 8f6f 	isb	sy
 80028e6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80028e8:	f7ff fae4 	bl	8001eb4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028ec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028ee:	2d00      	cmp	r5, #0
 80028f0:	d0be      	beq.n	8002870 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028f2:	4641      	mov	r1, r8
 80028f4:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028f6:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028f8:	f7ff fd50 	bl	800239c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028fc:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028fe:	6923      	ldr	r3, [r4, #16]
 8002900:	b163      	cbz	r3, 800291c <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002902:	f104 0010 	add.w	r0, r4, #16
 8002906:	f000 fc8b 	bl	8003220 <xTaskRemoveFromEventList>
 800290a:	b138      	cbz	r0, 800291c <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 800290c:	4b13      	ldr	r3, [pc, #76]	; (800295c <xQueueReceive+0x144>)
 800290e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800291c:	f7ff faec 	bl	8001ef8 <vPortExitCritical>
				return pdPASS;
 8002920:	2001      	movs	r0, #1
}
 8002922:	b005      	add	sp, #20
 8002924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8002928:	4620      	mov	r0, r4
 800292a:	f7ff fd4c 	bl	80023c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800292e:	f000 fb5f 	bl	8002ff0 <xTaskResumeAll>
 8002932:	e7d8      	b.n	80028e6 <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8002934:	4620      	mov	r0, r4
 8002936:	f7ff fd46 	bl	80023c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800293a:	f000 fb59 	bl	8002ff0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800293e:	4620      	mov	r0, r4
 8002940:	f7ff fcee 	bl	8002320 <prvIsQueueEmpty>
 8002944:	2800      	cmp	r0, #0
 8002946:	d0ce      	beq.n	80028e6 <xQueueReceive+0xce>
 8002948:	e796      	b.n	8002878 <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800294a:	f000 fcf7 	bl	800333c <xTaskGetSchedulerState>
 800294e:	2800      	cmp	r0, #0
 8002950:	d082      	beq.n	8002858 <xQueueReceive+0x40>
 8002952:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002954:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002956:	f8df 9004 	ldr.w	r9, [pc, #4]	; 800295c <xQueueReceive+0x144>
 800295a:	e7c5      	b.n	80028e8 <xQueueReceive+0xd0>
 800295c:	e000ed04 	.word	0xe000ed04

08002960 <xQueueReceiveFromISR>:
{
 8002960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002964:	4689      	mov	r9, r1
 8002966:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8002968:	4605      	mov	r5, r0
 800296a:	b940      	cbnz	r0, 800297e <xQueueReceiveFromISR+0x1e>
 800296c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002970:	f383 8811 	msr	BASEPRI, r3
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	f3bf 8f4f 	dsb	sy
 800297c:	e7fe      	b.n	800297c <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800297e:	bb71      	cbnz	r1, 80029de <xQueueReceiveFromISR+0x7e>
 8002980:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002982:	b363      	cbz	r3, 80029de <xQueueReceiveFromISR+0x7e>
 8002984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002988:	f383 8811 	msr	BASEPRI, r3
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	f3bf 8f4f 	dsb	sy
 8002994:	e7fe      	b.n	8002994 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8002996:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800299a:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 800299c:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800299e:	4628      	mov	r0, r5
 80029a0:	f7ff fcfc 	bl	800239c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80029a4:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 80029a6:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80029a8:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80029aa:	d113      	bne.n	80029d4 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029ac:	692b      	ldr	r3, [r5, #16]
 80029ae:	b90b      	cbnz	r3, 80029b4 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 80029b0:	2001      	movs	r0, #1
 80029b2:	e00b      	b.n	80029cc <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029b4:	f105 0010 	add.w	r0, r5, #16
 80029b8:	f000 fc32 	bl	8003220 <xTaskRemoveFromEventList>
 80029bc:	2800      	cmp	r0, #0
 80029be:	d0f7      	beq.n	80029b0 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 80029c0:	f1b8 0f00 	cmp.w	r8, #0
 80029c4:	d0f4      	beq.n	80029b0 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80029c6:	2001      	movs	r0, #1
 80029c8:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 80029cc:	f387 8811 	msr	BASEPRI, r7
}
 80029d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80029d4:	3601      	adds	r6, #1
 80029d6:	b276      	sxtb	r6, r6
 80029d8:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 80029dc:	e7e8      	b.n	80029b0 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029de:	f7ff fb87 	bl	80020f0 <vPortValidateInterruptPriority>
	__asm volatile
 80029e2:	f3ef 8711 	mrs	r7, BASEPRI
 80029e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ea:	f383 8811 	msr	BASEPRI, r3
 80029ee:	f3bf 8f6f 	isb	sy
 80029f2:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029f6:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029f8:	2c00      	cmp	r4, #0
 80029fa:	d1cc      	bne.n	8002996 <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 80029fc:	4620      	mov	r0, r4
 80029fe:	e7e5      	b.n	80029cc <xQueueReceiveFromISR+0x6c>

08002a00 <uxQueueMessagesWaiting>:
{
 8002a00:	b510      	push	{r4, lr}
	configASSERT( xQueue );
 8002a02:	4604      	mov	r4, r0
 8002a04:	b940      	cbnz	r0, 8002a18 <uxQueueMessagesWaiting+0x18>
	__asm volatile
 8002a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a0a:	f383 8811 	msr	BASEPRI, r3
 8002a0e:	f3bf 8f6f 	isb	sy
 8002a12:	f3bf 8f4f 	dsb	sy
 8002a16:	e7fe      	b.n	8002a16 <uxQueueMessagesWaiting+0x16>
	taskENTER_CRITICAL();
 8002a18:	f7ff fa4c 	bl	8001eb4 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8002a1c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002a1e:	f7ff fa6b 	bl	8001ef8 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8002a22:	4620      	mov	r0, r4
 8002a24:	bd10      	pop	{r4, pc}

08002a26 <uxQueueMessagesWaitingFromISR>:
	configASSERT( xQueue );
 8002a26:	b940      	cbnz	r0, 8002a3a <uxQueueMessagesWaitingFromISR+0x14>
 8002a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2c:	f383 8811 	msr	BASEPRI, r3
 8002a30:	f3bf 8f6f 	isb	sy
 8002a34:	f3bf 8f4f 	dsb	sy
 8002a38:	e7fe      	b.n	8002a38 <uxQueueMessagesWaitingFromISR+0x12>
	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8002a3a:	6b80      	ldr	r0, [r0, #56]	; 0x38
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8002a3c:	4770      	bx	lr
	...

08002a40 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002a40:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002a42:	4a07      	ldr	r2, [pc, #28]	; (8002a60 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002a44:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002a46:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002a4a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8002a4e:	b91d      	cbnz	r5, 8002a58 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002a50:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002a54:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002a56:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002a58:	3301      	adds	r3, #1
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	d1f3      	bne.n	8002a46 <vQueueAddToRegistry+0x6>
 8002a5e:	bd30      	pop	{r4, r5, pc}
 8002a60:	200049a0 	.word	0x200049a0

08002a64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	4604      	mov	r4, r0
 8002a68:	460d      	mov	r5, r1
 8002a6a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002a6c:	f7ff fa22 	bl	8001eb4 <vPortEnterCritical>
 8002a70:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002a74:	2bff      	cmp	r3, #255	; 0xff
 8002a76:	bf04      	itt	eq
 8002a78:	2300      	moveq	r3, #0
 8002a7a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8002a7e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002a82:	2bff      	cmp	r3, #255	; 0xff
 8002a84:	bf04      	itt	eq
 8002a86:	2300      	moveq	r3, #0
 8002a88:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8002a8c:	f7ff fa34 	bl	8001ef8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002a90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a92:	b92b      	cbnz	r3, 8002aa0 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002a94:	4632      	mov	r2, r6
 8002a96:	4629      	mov	r1, r5
 8002a98:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002a9c:	f000 fba2 	bl	80031e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002aa0:	4620      	mov	r0, r4
	}
 8002aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8002aa6:	f7ff bc8e 	b.w	80023c6 <prvUnlockQueue>
	...

08002aac <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab0:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002ab2:	f7ff f9ff 	bl	8001eb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002ab6:	4b2e      	ldr	r3, [pc, #184]	; (8002b70 <prvAddNewTaskToReadyList+0xc4>)
		if( pxCurrentTCB == NULL )
 8002ab8:	4d2e      	ldr	r5, [pc, #184]	; (8002b74 <prvAddNewTaskToReadyList+0xc8>)
		uxCurrentNumberOfTasks++;
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4f2e      	ldr	r7, [pc, #184]	; (8002b78 <prvAddNewTaskToReadyList+0xcc>)
 8002abe:	3201      	adds	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002ac2:	682e      	ldr	r6, [r5, #0]
 8002ac4:	2e00      	cmp	r6, #0
 8002ac6:	d147      	bne.n	8002b58 <prvAddNewTaskToReadyList+0xac>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ac8:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d11d      	bne.n	8002b0c <prvAddNewTaskToReadyList+0x60>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ad0:	19b8      	adds	r0, r7, r6
 8002ad2:	3614      	adds	r6, #20
 8002ad4:	f7ff f942 	bl	8001d5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ad8:	f5b6 6f8c 	cmp.w	r6, #1120	; 0x460
 8002adc:	d1f8      	bne.n	8002ad0 <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002ade:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8002ba4 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8002ae2:	4e26      	ldr	r6, [pc, #152]	; (8002b7c <prvAddNewTaskToReadyList+0xd0>)
	vListInitialise( &xDelayedTaskList1 );
 8002ae4:	4640      	mov	r0, r8
 8002ae6:	f7ff f939 	bl	8001d5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002aea:	4630      	mov	r0, r6
 8002aec:	f7ff f936 	bl	8001d5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002af0:	4823      	ldr	r0, [pc, #140]	; (8002b80 <prvAddNewTaskToReadyList+0xd4>)
 8002af2:	f7ff f933 	bl	8001d5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002af6:	4823      	ldr	r0, [pc, #140]	; (8002b84 <prvAddNewTaskToReadyList+0xd8>)
 8002af8:	f7ff f930 	bl	8001d5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002afc:	4822      	ldr	r0, [pc, #136]	; (8002b88 <prvAddNewTaskToReadyList+0xdc>)
 8002afe:	f7ff f92d 	bl	8001d5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b02:	4b22      	ldr	r3, [pc, #136]	; (8002b8c <prvAddNewTaskToReadyList+0xe0>)
 8002b04:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b08:	4b21      	ldr	r3, [pc, #132]	; (8002b90 <prvAddNewTaskToReadyList+0xe4>)
 8002b0a:	601e      	str	r6, [r3, #0]
		uxTaskNumber++;
 8002b0c:	4a21      	ldr	r2, [pc, #132]	; (8002b94 <prvAddNewTaskToReadyList+0xe8>)
 8002b0e:	6813      	ldr	r3, [r2, #0]
 8002b10:	3301      	adds	r3, #1
 8002b12:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002b14:	4a20      	ldr	r2, [pc, #128]	; (8002b98 <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002b16:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8002b18:	6811      	ldr	r1, [r2, #0]
 8002b1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b1c:	2014      	movs	r0, #20
 8002b1e:	428b      	cmp	r3, r1
 8002b20:	fb00 7003 	mla	r0, r0, r3, r7
 8002b24:	f104 0104 	add.w	r1, r4, #4
 8002b28:	bf88      	it	hi
 8002b2a:	6013      	strhi	r3, [r2, #0]
 8002b2c:	f7ff f924 	bl	8001d78 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002b30:	f7ff f9e2 	bl	8001ef8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002b34:	4b19      	ldr	r3, [pc, #100]	; (8002b9c <prvAddNewTaskToReadyList+0xf0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b163      	cbz	r3, 8002b54 <prvAddNewTaskToReadyList+0xa8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b3a:	682b      	ldr	r3, [r5, #0]
 8002b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d207      	bcs.n	8002b54 <prvAddNewTaskToReadyList+0xa8>
			taskYIELD_IF_USING_PREEMPTION();
 8002b44:	4b16      	ldr	r3, [pc, #88]	; (8002ba0 <prvAddNewTaskToReadyList+0xf4>)
 8002b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8002b58:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <prvAddNewTaskToReadyList+0xf0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1d5      	bne.n	8002b0c <prvAddNewTaskToReadyList+0x60>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002b60:	682b      	ldr	r3, [r5, #0]
 8002b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b66:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002b68:	bf98      	it	ls
 8002b6a:	602c      	strls	r4, [r5, #0]
 8002b6c:	e7ce      	b.n	8002b0c <prvAddNewTaskToReadyList+0x60>
 8002b6e:	bf00      	nop
 8002b70:	200047d4 	.word	0x200047d4
 8002b74:	20004368 	.word	0x20004368
 8002b78:	20004374 	.word	0x20004374
 8002b7c:	20004800 	.word	0x20004800
 8002b80:	2000481c 	.word	0x2000481c
 8002b84:	20004848 	.word	0x20004848
 8002b88:	20004834 	.word	0x20004834
 8002b8c:	2000436c 	.word	0x2000436c
 8002b90:	20004370 	.word	0x20004370
 8002b94:	200047e4 	.word	0x200047e4
 8002b98:	200047e8 	.word	0x200047e8
 8002b9c:	20004830 	.word	0x20004830
 8002ba0:	e000ed04 	.word	0xe000ed04
 8002ba4:	200047ec 	.word	0x200047ec

08002ba8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ba8:	4a06      	ldr	r2, [pc, #24]	; (8002bc4 <prvResetNextTaskUnblockTime+0x1c>)
 8002baa:	6813      	ldr	r3, [r2, #0]
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <prvResetNextTaskUnblockTime+0x20>)
 8002bb0:	b919      	cbnz	r1, 8002bba <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002bb2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bbe:	68d2      	ldr	r2, [r2, #12]
 8002bc0:	6852      	ldr	r2, [r2, #4]
 8002bc2:	e7f8      	b.n	8002bb6 <prvResetNextTaskUnblockTime+0xe>
 8002bc4:	2000436c 	.word	0x2000436c
 8002bc8:	20004814 	.word	0x20004814

08002bcc <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bd0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002bd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002bd4:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002bd6:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002bd8:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002bda:	4680      	mov	r8, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002bdc:	21a5      	movs	r1, #165	; 0xa5
 8002bde:	6b20      	ldr	r0, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002be0:	4699      	mov	r9, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002be2:	f001 f9fa 	bl	8003fda <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002be6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002be8:	3e04      	subs	r6, #4
 8002bea:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002bec:	f026 0607 	bic.w	r6, r6, #7
 8002bf0:	1e6b      	subs	r3, r5, #1
 8002bf2:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8002bf6:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002bf8:	7859      	ldrb	r1, [r3, #1]
 8002bfa:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002bfe:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002c02:	b109      	cbz	r1, 8002c08 <prvInitialiseNewTask.isra.2+0x3c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c04:	42ab      	cmp	r3, r5
 8002c06:	d1f7      	bne.n	8002bf8 <prvInitialiseNewTask.isra.2+0x2c>
 8002c08:	9d08      	ldr	r5, [sp, #32]
 8002c0a:	2d37      	cmp	r5, #55	; 0x37
 8002c0c:	bf28      	it	cs
 8002c0e:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002c10:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8002c14:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8002c16:	64e5      	str	r5, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c18:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002c1a:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8002c1e:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c22:	f7ff f8a6 	bl	8001d72 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c26:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002c2a:	f104 0018 	add.w	r0, r4, #24
 8002c2e:	f7ff f8a0 	bl	8001d72 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002c32:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002c36:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c38:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c3a:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002c3c:	f884 a058 	strb.w	sl, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002c40:	464a      	mov	r2, r9
 8002c42:	4641      	mov	r1, r8
 8002c44:	4630      	mov	r0, r6
 8002c46:	f7ff f909 	bl	8001e5c <pxPortInitialiseStack>
 8002c4a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002c4c:	b107      	cbz	r7, 8002c50 <prvInitialiseNewTask.isra.2+0x84>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c4e:	603c      	str	r4, [r7, #0]
 8002c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002c54 <prvDeleteTCB>:
	{
 8002c54:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c56:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
	{
 8002c5a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c5c:	b93b      	cbnz	r3, 8002c6e <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8002c5e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8002c60:	f7ff fb26 	bl	80022b0 <vPortFree>
				vPortFree( pxTCB );
 8002c64:	4620      	mov	r0, r4
	}
 8002c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8002c6a:	f7ff bb21 	b.w	80022b0 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d0f9      	beq.n	8002c66 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d008      	beq.n	8002c88 <prvDeleteTCB+0x34>
 8002c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c7a:	f383 8811 	msr	BASEPRI, r3
 8002c7e:	f3bf 8f6f 	isb	sy
 8002c82:	f3bf 8f4f 	dsb	sy
 8002c86:	e7fe      	b.n	8002c86 <prvDeleteTCB+0x32>
 8002c88:	bd10      	pop	{r4, pc}
	...

08002c8c <prvIdleTask>:
{
 8002c8c:	b580      	push	{r7, lr}
				taskYIELD();
 8002c8e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8002cec <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002c92:	4f12      	ldr	r7, [pc, #72]	; (8002cdc <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c94:	4c12      	ldr	r4, [pc, #72]	; (8002ce0 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8002c96:	4d13      	ldr	r5, [pc, #76]	; (8002ce4 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	b963      	cbnz	r3, 8002cb6 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <prvIdleTask+0x5c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d9f8      	bls.n	8002c96 <prvIdleTask+0xa>
				taskYIELD();
 8002ca4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002ca8:	f8c8 3000 	str.w	r3, [r8]
 8002cac:	f3bf 8f4f 	dsb	sy
 8002cb0:	f3bf 8f6f 	isb	sy
 8002cb4:	e7ee      	b.n	8002c94 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8002cb6:	f7ff f8fd 	bl	8001eb4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cbe:	1d30      	adds	r0, r6, #4
 8002cc0:	f7ff f87d 	bl	8001dbe <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002cc4:	682b      	ldr	r3, [r5, #0]
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8002cd0:	f7ff f912 	bl	8001ef8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8002cd4:	4630      	mov	r0, r6
 8002cd6:	f7ff ffbd 	bl	8002c54 <prvDeleteTCB>
 8002cda:	e7dd      	b.n	8002c98 <prvIdleTask+0xc>
 8002cdc:	20004848 	.word	0x20004848
 8002ce0:	200047d8 	.word	0x200047d8
 8002ce4:	200047d4 	.word	0x200047d4
 8002ce8:	20004374 	.word	0x20004374
 8002cec:	e000ed04 	.word	0xe000ed04

08002cf0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002cf2:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002cf4:	4d16      	ldr	r5, [pc, #88]	; (8002d50 <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 8002cf6:	681e      	ldr	r6, [r3, #0]
{
 8002cf8:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002cfa:	6828      	ldr	r0, [r5, #0]
 8002cfc:	3004      	adds	r0, #4
{
 8002cfe:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d00:	f7ff f85d 	bl	8001dbe <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d04:	1c63      	adds	r3, r4, #1
 8002d06:	462b      	mov	r3, r5
 8002d08:	d107      	bne.n	8002d1a <prvAddCurrentTaskToDelayedList+0x2a>
 8002d0a:	b137      	cbz	r7, 8002d1a <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d0c:	6829      	ldr	r1, [r5, #0]
 8002d0e:	4811      	ldr	r0, [pc, #68]	; (8002d54 <prvAddCurrentTaskToDelayedList+0x64>)
 8002d10:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002d12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d16:	f7ff b82f 	b.w	8001d78 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002d1a:	4434      	add	r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d1c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8002d1e:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d20:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002d22:	d907      	bls.n	8002d34 <prvAddCurrentTaskToDelayedList+0x44>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d24:	4a0c      	ldr	r2, [pc, #48]	; (8002d58 <prvAddCurrentTaskToDelayedList+0x68>)
 8002d26:	6810      	ldr	r0, [r2, #0]
 8002d28:	6819      	ldr	r1, [r3, #0]
}
 8002d2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d2e:	3104      	adds	r1, #4
 8002d30:	f7ff b82e 	b.w	8001d90 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d34:	4a09      	ldr	r2, [pc, #36]	; (8002d5c <prvAddCurrentTaskToDelayedList+0x6c>)
 8002d36:	6810      	ldr	r0, [r2, #0]
 8002d38:	6819      	ldr	r1, [r3, #0]
 8002d3a:	3104      	adds	r1, #4
 8002d3c:	f7ff f828 	bl	8001d90 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002d40:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <prvAddCurrentTaskToDelayedList+0x70>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002d46:	bf38      	it	cc
 8002d48:	601c      	strcc	r4, [r3, #0]
 8002d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d4c:	2000485c 	.word	0x2000485c
 8002d50:	20004368 	.word	0x20004368
 8002d54:	20004834 	.word	0x20004834
 8002d58:	20004370 	.word	0x20004370
 8002d5c:	2000436c 	.word	0x2000436c
 8002d60:	20004814 	.word	0x20004814

08002d64 <xTaskCreateStatic>:
	{
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002d6a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8002d6c:	b945      	cbnz	r5, 8002d80 <xTaskCreateStatic+0x1c>
 8002d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d72:	f383 8811 	msr	BASEPRI, r3
 8002d76:	f3bf 8f6f 	isb	sy
 8002d7a:	f3bf 8f4f 	dsb	sy
 8002d7e:	e7fe      	b.n	8002d7e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8002d80:	b944      	cbnz	r4, 8002d94 <xTaskCreateStatic+0x30>
 8002d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	e7fe      	b.n	8002d92 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8002d94:	265c      	movs	r6, #92	; 0x5c
 8002d96:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002d98:	9e04      	ldr	r6, [sp, #16]
 8002d9a:	2e5c      	cmp	r6, #92	; 0x5c
 8002d9c:	d008      	beq.n	8002db0 <xTaskCreateStatic+0x4c>
 8002d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da2:	f383 8811 	msr	BASEPRI, r3
 8002da6:	f3bf 8f6f 	isb	sy
 8002daa:	f3bf 8f4f 	dsb	sy
 8002dae:	e7fe      	b.n	8002dae <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002db0:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002db2:	2502      	movs	r5, #2
 8002db4:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002db8:	ad05      	add	r5, sp, #20
 8002dba:	9501      	str	r5, [sp, #4]
 8002dbc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002dbe:	9402      	str	r4, [sp, #8]
 8002dc0:	9500      	str	r5, [sp, #0]
 8002dc2:	f7ff ff03 	bl	8002bcc <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	f7ff fe70 	bl	8002aac <prvAddNewTaskToReadyList>
	}
 8002dcc:	9805      	ldr	r0, [sp, #20]
 8002dce:	b006      	add	sp, #24
 8002dd0:	bd70      	pop	{r4, r5, r6, pc}

08002dd2 <xTaskCreate>:
	{
 8002dd2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dd6:	4607      	mov	r7, r0
 8002dd8:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dda:	0090      	lsls	r0, r2, #2
	{
 8002ddc:	4688      	mov	r8, r1
 8002dde:	4616      	mov	r6, r2
 8002de0:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002de2:	f7ff f9d7 	bl	8002194 <pvPortMalloc>
			if( pxStack != NULL )
 8002de6:	4605      	mov	r5, r0
 8002de8:	b1e8      	cbz	r0, 8002e26 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002dea:	205c      	movs	r0, #92	; 0x5c
 8002dec:	f7ff f9d2 	bl	8002194 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002df0:	4604      	mov	r4, r0
 8002df2:	b1a8      	cbz	r0, 8002e20 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002df4:	2300      	movs	r3, #0
 8002df6:	f880 3059 	strb.w	r3, [r0, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8002dfc:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002e02:	9002      	str	r0, [sp, #8]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	4632      	mov	r2, r6
 8002e08:	464b      	mov	r3, r9
 8002e0a:	4641      	mov	r1, r8
 8002e0c:	4638      	mov	r0, r7
 8002e0e:	f7ff fedd 	bl	8002bcc <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e12:	4620      	mov	r0, r4
 8002e14:	f7ff fe4a 	bl	8002aac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002e18:	2001      	movs	r0, #1
	}
 8002e1a:	b005      	add	sp, #20
 8002e1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8002e20:	4628      	mov	r0, r5
 8002e22:	f7ff fa45 	bl	80022b0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e26:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8002e2a:	e7f6      	b.n	8002e1a <xTaskCreate+0x48>

08002e2c <vTaskStartScheduler>:
{
 8002e2c:	b510      	push	{r4, lr}
 8002e2e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002e30:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002e32:	aa07      	add	r2, sp, #28
 8002e34:	a906      	add	r1, sp, #24
 8002e36:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002e38:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002e3a:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002e3c:	f7fe ff76 	bl	8001d2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002e40:	9b05      	ldr	r3, [sp, #20]
 8002e42:	9302      	str	r3, [sp, #8]
 8002e44:	9b06      	ldr	r3, [sp, #24]
 8002e46:	9301      	str	r3, [sp, #4]
 8002e48:	9400      	str	r4, [sp, #0]
 8002e4a:	4623      	mov	r3, r4
 8002e4c:	9a07      	ldr	r2, [sp, #28]
 8002e4e:	4914      	ldr	r1, [pc, #80]	; (8002ea0 <vTaskStartScheduler+0x74>)
 8002e50:	4814      	ldr	r0, [pc, #80]	; (8002ea4 <vTaskStartScheduler+0x78>)
 8002e52:	f7ff ff87 	bl	8002d64 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8002e56:	b9a0      	cbnz	r0, 8002e82 <vTaskStartScheduler+0x56>
}
 8002e58:	b008      	add	sp, #32
 8002e5a:	bd10      	pop	{r4, pc}
 8002e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e60:	f383 8811 	msr	BASEPRI, r3
 8002e64:	f3bf 8f6f 	isb	sy
 8002e68:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002e6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ea8 <vTaskStartScheduler+0x7c>)
 8002e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e72:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002e74:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <vTaskStartScheduler+0x80>)
 8002e76:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <vTaskStartScheduler+0x84>)
 8002e7a:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8002e7c:	f7ff f8b2 	bl	8001fe4 <xPortStartScheduler>
 8002e80:	e7ea      	b.n	8002e58 <vTaskStartScheduler+0x2c>
			xReturn = xTimerCreateTimerTask();
 8002e82:	f000 faff 	bl	8003484 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002e86:	2801      	cmp	r0, #1
 8002e88:	d0e8      	beq.n	8002e5c <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e8a:	3001      	adds	r0, #1
 8002e8c:	d1e4      	bne.n	8002e58 <vTaskStartScheduler+0x2c>
 8002e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	e7fe      	b.n	8002e9e <vTaskStartScheduler+0x72>
 8002ea0:	08004884 	.word	0x08004884
 8002ea4:	08002c8d 	.word	0x08002c8d
 8002ea8:	20004814 	.word	0x20004814
 8002eac:	20004830 	.word	0x20004830
 8002eb0:	2000485c 	.word	0x2000485c

08002eb4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002eb4:	4a02      	ldr	r2, [pc, #8]	; (8002ec0 <vTaskSuspendAll+0xc>)
 8002eb6:	6813      	ldr	r3, [r2, #0]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	6013      	str	r3, [r2, #0]
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	200047e0 	.word	0x200047e0

08002ec4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002ec4:	4b01      	ldr	r3, [pc, #4]	; (8002ecc <xTaskGetTickCount+0x8>)
 8002ec6:	6818      	ldr	r0, [r3, #0]
}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	2000485c 	.word	0x2000485c

08002ed0 <xTaskIncrementTick>:
{
 8002ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ed4:	4b3b      	ldr	r3, [pc, #236]	; (8002fc4 <xTaskIncrementTick+0xf4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d151      	bne.n	8002f80 <xTaskIncrementTick+0xb0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002edc:	4b3a      	ldr	r3, [pc, #232]	; (8002fc8 <xTaskIncrementTick+0xf8>)
 8002ede:	681c      	ldr	r4, [r3, #0]
 8002ee0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002ee2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ee4:	b9bc      	cbnz	r4, 8002f16 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002ee6:	4b39      	ldr	r3, [pc, #228]	; (8002fcc <xTaskIncrementTick+0xfc>)
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	b142      	cbz	r2, 8002f00 <xTaskIncrementTick+0x30>
 8002eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef2:	f383 8811 	msr	BASEPRI, r3
 8002ef6:	f3bf 8f6f 	isb	sy
 8002efa:	f3bf 8f4f 	dsb	sy
 8002efe:	e7fe      	b.n	8002efe <xTaskIncrementTick+0x2e>
 8002f00:	4a33      	ldr	r2, [pc, #204]	; (8002fd0 <xTaskIncrementTick+0x100>)
 8002f02:	6819      	ldr	r1, [r3, #0]
 8002f04:	6810      	ldr	r0, [r2, #0]
 8002f06:	6018      	str	r0, [r3, #0]
 8002f08:	6011      	str	r1, [r2, #0]
 8002f0a:	4a32      	ldr	r2, [pc, #200]	; (8002fd4 <xTaskIncrementTick+0x104>)
 8002f0c:	6813      	ldr	r3, [r2, #0]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	f7ff fe49 	bl	8002ba8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f16:	4d30      	ldr	r5, [pc, #192]	; (8002fd8 <xTaskIncrementTick+0x108>)
 8002f18:	4f30      	ldr	r7, [pc, #192]	; (8002fdc <xTaskIncrementTick+0x10c>)
 8002f1a:	682b      	ldr	r3, [r5, #0]
 8002f1c:	429c      	cmp	r4, r3
 8002f1e:	f04f 0b00 	mov.w	fp, #0
 8002f22:	d33c      	bcc.n	8002f9e <xTaskIncrementTick+0xce>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f24:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002fcc <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 8002f28:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8002fec <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f2c:	f8d8 2000 	ldr.w	r2, [r8]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	bb62      	cbnz	r2, 8002f8e <xTaskIncrementTick+0xbe>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f34:	f04f 32ff 	mov.w	r2, #4294967295
 8002f38:	602a      	str	r2, [r5, #0]
					break;
 8002f3a:	e030      	b.n	8002f9e <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f3c:	f106 0a04 	add.w	sl, r6, #4
 8002f40:	4650      	mov	r0, sl
 8002f42:	f7fe ff3c 	bl	8001dbe <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f46:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002f48:	b119      	cbz	r1, 8002f52 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f4a:	f106 0018 	add.w	r0, r6, #24
 8002f4e:	f7fe ff36 	bl	8001dbe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f52:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002f54:	f8d9 1000 	ldr.w	r1, [r9]
 8002f58:	4b21      	ldr	r3, [pc, #132]	; (8002fe0 <xTaskIncrementTick+0x110>)
 8002f5a:	4288      	cmp	r0, r1
 8002f5c:	f04f 0214 	mov.w	r2, #20
 8002f60:	bf88      	it	hi
 8002f62:	f8c9 0000 	strhi.w	r0, [r9]
 8002f66:	4651      	mov	r1, sl
 8002f68:	fb02 3000 	mla	r0, r2, r0, r3
 8002f6c:	f7fe ff04 	bl	8001d78 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f70:	6838      	ldr	r0, [r7, #0]
 8002f72:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002f74:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002f76:	4291      	cmp	r1, r2
 8002f78:	bf28      	it	cs
 8002f7a:	f04f 0b01 	movcs.w	fp, #1
 8002f7e:	e7d5      	b.n	8002f2c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002f80:	4a18      	ldr	r2, [pc, #96]	; (8002fe4 <xTaskIncrementTick+0x114>)
 8002f82:	6813      	ldr	r3, [r2, #0]
 8002f84:	3301      	adds	r3, #1
 8002f86:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002f88:	f04f 0b00 	mov.w	fp, #0
 8002f8c:	e011      	b.n	8002fb2 <xTaskIncrementTick+0xe2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002f8e:	f8d8 2000 	ldr.w	r2, [r8]
 8002f92:	68d2      	ldr	r2, [r2, #12]
 8002f94:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f96:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002f98:	428c      	cmp	r4, r1
 8002f9a:	d2cf      	bcs.n	8002f3c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002f9c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <xTaskIncrementTick+0x110>)
 8002fa2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002fa4:	2214      	movs	r2, #20
 8002fa6:	434a      	muls	r2, r1
 8002fa8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002faa:	2a02      	cmp	r2, #2
 8002fac:	bf28      	it	cs
 8002fae:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002fb2:	4a0d      	ldr	r2, [pc, #52]	; (8002fe8 <xTaskIncrementTick+0x118>)
 8002fb4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002fb6:	2a00      	cmp	r2, #0
 8002fb8:	bf18      	it	ne
 8002fba:	f04f 0b01 	movne.w	fp, #1
}
 8002fbe:	4658      	mov	r0, fp
 8002fc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc4:	200047e0 	.word	0x200047e0
 8002fc8:	2000485c 	.word	0x2000485c
 8002fcc:	2000436c 	.word	0x2000436c
 8002fd0:	20004370 	.word	0x20004370
 8002fd4:	20004818 	.word	0x20004818
 8002fd8:	20004814 	.word	0x20004814
 8002fdc:	20004368 	.word	0x20004368
 8002fe0:	20004374 	.word	0x20004374
 8002fe4:	200047dc 	.word	0x200047dc
 8002fe8:	20004860 	.word	0x20004860
 8002fec:	200047e8 	.word	0x200047e8

08002ff0 <xTaskResumeAll>:
{
 8002ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8002ff4:	4c2f      	ldr	r4, [pc, #188]	; (80030b4 <xTaskResumeAll+0xc4>)
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	b943      	cbnz	r3, 800300c <xTaskResumeAll+0x1c>
 8002ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ffe:	f383 8811 	msr	BASEPRI, r3
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	f3bf 8f4f 	dsb	sy
 800300a:	e7fe      	b.n	800300a <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800300c:	f7fe ff52 	bl	8001eb4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	3b01      	subs	r3, #1
 8003014:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003016:	6824      	ldr	r4, [r4, #0]
 8003018:	b12c      	cbz	r4, 8003026 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800301a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800301c:	f7fe ff6c 	bl	8001ef8 <vPortExitCritical>
}
 8003020:	4620      	mov	r0, r4
 8003022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003026:	4b24      	ldr	r3, [pc, #144]	; (80030b8 <xTaskResumeAll+0xc8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f5      	beq.n	800301a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800302e:	4e23      	ldr	r6, [pc, #140]	; (80030bc <xTaskResumeAll+0xcc>)
					prvAddTaskToReadyList( pxTCB );
 8003030:	4f23      	ldr	r7, [pc, #140]	; (80030c0 <xTaskResumeAll+0xd0>)
 8003032:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80030d4 <xTaskResumeAll+0xe4>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003036:	6833      	ldr	r3, [r6, #0]
 8003038:	b9e3      	cbnz	r3, 8003074 <xTaskResumeAll+0x84>
				if( pxTCB != NULL )
 800303a:	b10c      	cbz	r4, 8003040 <xTaskResumeAll+0x50>
					prvResetNextTaskUnblockTime();
 800303c:	f7ff fdb4 	bl	8002ba8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003040:	4d20      	ldr	r5, [pc, #128]	; (80030c4 <xTaskResumeAll+0xd4>)
 8003042:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003044:	b144      	cbz	r4, 8003058 <xTaskResumeAll+0x68>
								xYieldPending = pdTRUE;
 8003046:	4e20      	ldr	r6, [pc, #128]	; (80030c8 <xTaskResumeAll+0xd8>)
 8003048:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800304a:	f7ff ff41 	bl	8002ed0 <xTaskIncrementTick>
 800304e:	b100      	cbz	r0, 8003052 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8003050:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003052:	3c01      	subs	r4, #1
 8003054:	d1f9      	bne.n	800304a <xTaskResumeAll+0x5a>
						uxPendedTicks = 0;
 8003056:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003058:	4b1b      	ldr	r3, [pc, #108]	; (80030c8 <xTaskResumeAll+0xd8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0dc      	beq.n	800301a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003060:	4b1a      	ldr	r3, [pc, #104]	; (80030cc <xTaskResumeAll+0xdc>)
 8003062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003070:	2401      	movs	r4, #1
 8003072:	e7d3      	b.n	800301c <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003074:	68f3      	ldr	r3, [r6, #12]
 8003076:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003078:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800307a:	f104 0018 	add.w	r0, r4, #24
 800307e:	f7fe fe9e 	bl	8001dbe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003082:	4628      	mov	r0, r5
 8003084:	f7fe fe9b 	bl	8001dbe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003088:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	2014      	movs	r0, #20
 800308e:	4293      	cmp	r3, r2
 8003090:	fb00 8003 	mla	r0, r0, r3, r8
 8003094:	4629      	mov	r1, r5
 8003096:	bf88      	it	hi
 8003098:	603b      	strhi	r3, [r7, #0]
 800309a:	f7fe fe6d 	bl	8001d78 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800309e:	4b0c      	ldr	r3, [pc, #48]	; (80030d0 <xTaskResumeAll+0xe0>)
 80030a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a6:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80030a8:	bf22      	ittt	cs
 80030aa:	4b07      	ldrcs	r3, [pc, #28]	; (80030c8 <xTaskResumeAll+0xd8>)
 80030ac:	2201      	movcs	r2, #1
 80030ae:	601a      	strcs	r2, [r3, #0]
 80030b0:	e7c1      	b.n	8003036 <xTaskResumeAll+0x46>
 80030b2:	bf00      	nop
 80030b4:	200047e0 	.word	0x200047e0
 80030b8:	200047d4 	.word	0x200047d4
 80030bc:	2000481c 	.word	0x2000481c
 80030c0:	200047e8 	.word	0x200047e8
 80030c4:	200047dc 	.word	0x200047dc
 80030c8:	20004860 	.word	0x20004860
 80030cc:	e000ed04 	.word	0xe000ed04
 80030d0:	20004368 	.word	0x20004368
 80030d4:	20004374 	.word	0x20004374

080030d8 <vTaskDelay>:
	{
 80030d8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80030da:	b940      	cbnz	r0, 80030ee <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <vTaskDelay+0x40>)
 80030de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	f3bf 8f4f 	dsb	sy
 80030e8:	f3bf 8f6f 	isb	sy
 80030ec:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80030ee:	4b0b      	ldr	r3, [pc, #44]	; (800311c <vTaskDelay+0x44>)
 80030f0:	6819      	ldr	r1, [r3, #0]
 80030f2:	b141      	cbz	r1, 8003106 <vTaskDelay+0x2e>
 80030f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f8:	f383 8811 	msr	BASEPRI, r3
 80030fc:	f3bf 8f6f 	isb	sy
 8003100:	f3bf 8f4f 	dsb	sy
 8003104:	e7fe      	b.n	8003104 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003106:	f7ff fed5 	bl	8002eb4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800310a:	f7ff fdf1 	bl	8002cf0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800310e:	f7ff ff6f 	bl	8002ff0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003112:	2800      	cmp	r0, #0
 8003114:	d0e2      	beq.n	80030dc <vTaskDelay+0x4>
 8003116:	bd08      	pop	{r3, pc}
 8003118:	e000ed04 	.word	0xe000ed04
 800311c:	200047e0 	.word	0x200047e0

08003120 <vTaskSwitchContext>:
{
 8003120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003122:	4b1e      	ldr	r3, [pc, #120]	; (800319c <vTaskSwitchContext+0x7c>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	4b1e      	ldr	r3, [pc, #120]	; (80031a0 <vTaskSwitchContext+0x80>)
 8003128:	b112      	cbz	r2, 8003130 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800312a:	2201      	movs	r2, #1
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8003130:	4c1c      	ldr	r4, [pc, #112]	; (80031a4 <vTaskSwitchContext+0x84>)
		xYieldPending = pdFALSE;
 8003132:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8003134:	6822      	ldr	r2, [r4, #0]
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313c:	429a      	cmp	r2, r3
 800313e:	d804      	bhi.n	800314a <vTaskSwitchContext+0x2a>
 8003140:	6820      	ldr	r0, [r4, #0]
 8003142:	6821      	ldr	r1, [r4, #0]
 8003144:	3134      	adds	r1, #52	; 0x34
 8003146:	f000 fb49 	bl	80037dc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800314a:	4e17      	ldr	r6, [pc, #92]	; (80031a8 <vTaskSwitchContext+0x88>)
 800314c:	4a17      	ldr	r2, [pc, #92]	; (80031ac <vTaskSwitchContext+0x8c>)
 800314e:	6833      	ldr	r3, [r6, #0]
 8003150:	f04f 0e14 	mov.w	lr, #20
 8003154:	4617      	mov	r7, r2
 8003156:	fb0e f103 	mul.w	r1, lr, r3
 800315a:	1850      	adds	r0, r2, r1
 800315c:	5855      	ldr	r5, [r2, r1]
 800315e:	b185      	cbz	r5, 8003182 <vTaskSwitchContext+0x62>
 8003160:	6845      	ldr	r5, [r0, #4]
 8003162:	3108      	adds	r1, #8
 8003164:	686d      	ldr	r5, [r5, #4]
 8003166:	6045      	str	r5, [r0, #4]
 8003168:	440a      	add	r2, r1
 800316a:	4295      	cmp	r5, r2
 800316c:	bf04      	itt	eq
 800316e:	686a      	ldreq	r2, [r5, #4]
 8003170:	6042      	streq	r2, [r0, #4]
 8003172:	2214      	movs	r2, #20
 8003174:	fb02 7203 	mla	r2, r2, r3, r7
 8003178:	6852      	ldr	r2, [r2, #4]
 800317a:	68d2      	ldr	r2, [r2, #12]
 800317c:	6022      	str	r2, [r4, #0]
 800317e:	6033      	str	r3, [r6, #0]
 8003180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003182:	b943      	cbnz	r3, 8003196 <vTaskSwitchContext+0x76>
 8003184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003188:	f383 8811 	msr	BASEPRI, r3
 800318c:	f3bf 8f6f 	isb	sy
 8003190:	f3bf 8f4f 	dsb	sy
 8003194:	e7fe      	b.n	8003194 <vTaskSwitchContext+0x74>
 8003196:	3b01      	subs	r3, #1
 8003198:	e7dd      	b.n	8003156 <vTaskSwitchContext+0x36>
 800319a:	bf00      	nop
 800319c:	200047e0 	.word	0x200047e0
 80031a0:	20004860 	.word	0x20004860
 80031a4:	20004368 	.word	0x20004368
 80031a8:	200047e8 	.word	0x200047e8
 80031ac:	20004374 	.word	0x20004374

080031b0 <vTaskPlaceOnEventList>:
{
 80031b0:	b510      	push	{r4, lr}
 80031b2:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80031b4:	b940      	cbnz	r0, 80031c8 <vTaskPlaceOnEventList+0x18>
 80031b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ba:	f383 8811 	msr	BASEPRI, r3
 80031be:	f3bf 8f6f 	isb	sy
 80031c2:	f3bf 8f4f 	dsb	sy
 80031c6:	e7fe      	b.n	80031c6 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031c8:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <vTaskPlaceOnEventList+0x30>)
 80031ca:	6819      	ldr	r1, [r3, #0]
 80031cc:	3118      	adds	r1, #24
 80031ce:	f7fe fddf 	bl	8001d90 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80031d2:	4620      	mov	r0, r4
 80031d4:	2101      	movs	r1, #1
}
 80031d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80031da:	f7ff bd89 	b.w	8002cf0 <prvAddCurrentTaskToDelayedList>
 80031de:	bf00      	nop
 80031e0:	20004368 	.word	0x20004368

080031e4 <vTaskPlaceOnEventListRestricted>:
	{
 80031e4:	b538      	push	{r3, r4, r5, lr}
 80031e6:	460d      	mov	r5, r1
 80031e8:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 80031ea:	b940      	cbnz	r0, 80031fe <vTaskPlaceOnEventListRestricted+0x1a>
 80031ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f0:	f383 8811 	msr	BASEPRI, r3
 80031f4:	f3bf 8f6f 	isb	sy
 80031f8:	f3bf 8f4f 	dsb	sy
 80031fc:	e7fe      	b.n	80031fc <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031fe:	4b07      	ldr	r3, [pc, #28]	; (800321c <vTaskPlaceOnEventListRestricted+0x38>)
 8003200:	6819      	ldr	r1, [r3, #0]
 8003202:	3118      	adds	r1, #24
 8003204:	f7fe fdb8 	bl	8001d78 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8003208:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800320a:	4621      	mov	r1, r4
 800320c:	bf0c      	ite	eq
 800320e:	4628      	moveq	r0, r5
 8003210:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8003214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003218:	f7ff bd6a 	b.w	8002cf0 <prvAddCurrentTaskToDelayedList>
 800321c:	20004368 	.word	0x20004368

08003220 <xTaskRemoveFromEventList>:
{
 8003220:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003222:	68c3      	ldr	r3, [r0, #12]
 8003224:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8003226:	b944      	cbnz	r4, 800323a <xTaskRemoveFromEventList+0x1a>
 8003228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322c:	f383 8811 	msr	BASEPRI, r3
 8003230:	f3bf 8f6f 	isb	sy
 8003234:	f3bf 8f4f 	dsb	sy
 8003238:	e7fe      	b.n	8003238 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800323a:	f104 0518 	add.w	r5, r4, #24
 800323e:	4628      	mov	r0, r5
 8003240:	f7fe fdbd 	bl	8001dbe <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003244:	4b10      	ldr	r3, [pc, #64]	; (8003288 <xTaskRemoveFromEventList+0x68>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	b9db      	cbnz	r3, 8003282 <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800324a:	1d25      	adds	r5, r4, #4
 800324c:	4628      	mov	r0, r5
 800324e:	f7fe fdb6 	bl	8001dbe <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003252:	4a0e      	ldr	r2, [pc, #56]	; (800328c <xTaskRemoveFromEventList+0x6c>)
 8003254:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003256:	6811      	ldr	r1, [r2, #0]
 8003258:	428b      	cmp	r3, r1
 800325a:	bf88      	it	hi
 800325c:	6013      	strhi	r3, [r2, #0]
 800325e:	4a0c      	ldr	r2, [pc, #48]	; (8003290 <xTaskRemoveFromEventList+0x70>)
 8003260:	2014      	movs	r0, #20
 8003262:	4629      	mov	r1, r5
 8003264:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003268:	f7fe fd86 	bl	8001d78 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800326c:	4b09      	ldr	r3, [pc, #36]	; (8003294 <xTaskRemoveFromEventList+0x74>)
 800326e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003274:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8003276:	bf83      	ittte	hi
 8003278:	4b07      	ldrhi	r3, [pc, #28]	; (8003298 <xTaskRemoveFromEventList+0x78>)
 800327a:	2001      	movhi	r0, #1
 800327c:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800327e:	2000      	movls	r0, #0
}
 8003280:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003282:	4629      	mov	r1, r5
 8003284:	4805      	ldr	r0, [pc, #20]	; (800329c <xTaskRemoveFromEventList+0x7c>)
 8003286:	e7ef      	b.n	8003268 <xTaskRemoveFromEventList+0x48>
 8003288:	200047e0 	.word	0x200047e0
 800328c:	200047e8 	.word	0x200047e8
 8003290:	20004374 	.word	0x20004374
 8003294:	20004368 	.word	0x20004368
 8003298:	20004860 	.word	0x20004860
 800329c:	2000481c 	.word	0x2000481c

080032a0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <vTaskInternalSetTimeOutState+0x10>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80032a6:	4b03      	ldr	r3, [pc, #12]	; (80032b4 <vTaskInternalSetTimeOutState+0x14>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6043      	str	r3, [r0, #4]
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20004818 	.word	0x20004818
 80032b4:	2000485c 	.word	0x2000485c

080032b8 <xTaskCheckForTimeOut>:
{
 80032b8:	b570      	push	{r4, r5, r6, lr}
 80032ba:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 80032bc:	4605      	mov	r5, r0
 80032be:	b940      	cbnz	r0, 80032d2 <xTaskCheckForTimeOut+0x1a>
 80032c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c4:	f383 8811 	msr	BASEPRI, r3
 80032c8:	f3bf 8f6f 	isb	sy
 80032cc:	f3bf 8f4f 	dsb	sy
 80032d0:	e7fe      	b.n	80032d0 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80032d2:	b941      	cbnz	r1, 80032e6 <xTaskCheckForTimeOut+0x2e>
 80032d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	e7fe      	b.n	80032e4 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80032e6:	f7fe fde5 	bl	8001eb4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80032ea:	4b0f      	ldr	r3, [pc, #60]	; (8003328 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80032ec:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 80032ee:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80032f0:	6823      	ldr	r3, [r4, #0]
 80032f2:	1c58      	adds	r0, r3, #1
 80032f4:	d00e      	beq.n	8003314 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80032f6:	480d      	ldr	r0, [pc, #52]	; (800332c <xTaskCheckForTimeOut+0x74>)
 80032f8:	682e      	ldr	r6, [r5, #0]
 80032fa:	6800      	ldr	r0, [r0, #0]
 80032fc:	4286      	cmp	r6, r0
 80032fe:	d001      	beq.n	8003304 <xTaskCheckForTimeOut+0x4c>
 8003300:	428a      	cmp	r2, r1
 8003302:	d20e      	bcs.n	8003322 <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003304:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003306:	429a      	cmp	r2, r3
 8003308:	d209      	bcs.n	800331e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 800330a:	1a9b      	subs	r3, r3, r2
 800330c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800330e:	4628      	mov	r0, r5
 8003310:	f7ff ffc6 	bl	80032a0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8003314:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003316:	f7fe fdef 	bl	8001ef8 <vPortExitCritical>
}
 800331a:	4620      	mov	r0, r4
 800331c:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 800331e:	2300      	movs	r3, #0
 8003320:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8003322:	2401      	movs	r4, #1
 8003324:	e7f7      	b.n	8003316 <xTaskCheckForTimeOut+0x5e>
 8003326:	bf00      	nop
 8003328:	2000485c 	.word	0x2000485c
 800332c:	20004818 	.word	0x20004818

08003330 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003330:	4b01      	ldr	r3, [pc, #4]	; (8003338 <vTaskMissedYield+0x8>)
 8003332:	2201      	movs	r2, #1
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	4770      	bx	lr
 8003338:	20004860 	.word	0x20004860

0800333c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800333c:	4b05      	ldr	r3, [pc, #20]	; (8003354 <xTaskGetSchedulerState+0x18>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	b133      	cbz	r3, 8003350 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003342:	4b05      	ldr	r3, [pc, #20]	; (8003358 <xTaskGetSchedulerState+0x1c>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003348:	bf0c      	ite	eq
 800334a:	2002      	moveq	r0, #2
 800334c:	2000      	movne	r0, #0
 800334e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003350:	2001      	movs	r0, #1
	}
 8003352:	4770      	bx	lr
 8003354:	20004830 	.word	0x20004830
 8003358:	200047e0 	.word	0x200047e0

0800335c <xTaskPriorityDisinherit>:
	{
 800335c:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 800335e:	4604      	mov	r4, r0
 8003360:	b908      	cbnz	r0, 8003366 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8003362:	2000      	movs	r0, #0
 8003364:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003366:	4b1b      	ldr	r3, [pc, #108]	; (80033d4 <xTaskPriorityDisinherit+0x78>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4298      	cmp	r0, r3
 800336c:	d008      	beq.n	8003380 <xTaskPriorityDisinherit+0x24>
 800336e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003372:	f383 8811 	msr	BASEPRI, r3
 8003376:	f3bf 8f6f 	isb	sy
 800337a:	f3bf 8f4f 	dsb	sy
 800337e:	e7fe      	b.n	800337e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003380:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003382:	b943      	cbnz	r3, 8003396 <xTaskPriorityDisinherit+0x3a>
 8003384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003388:	f383 8811 	msr	BASEPRI, r3
 800338c:	f3bf 8f6f 	isb	sy
 8003390:	f3bf 8f4f 	dsb	sy
 8003394:	e7fe      	b.n	8003394 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003396:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003398:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 800339a:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800339c:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800339e:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80033a0:	d0df      	beq.n	8003362 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1dd      	bne.n	8003362 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033a6:	1d05      	adds	r5, r0, #4
 80033a8:	4628      	mov	r0, r5
 80033aa:	f7fe fd08 	bl	8001dbe <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80033ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80033b0:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80033b6:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80033b8:	4a07      	ldr	r2, [pc, #28]	; (80033d8 <xTaskPriorityDisinherit+0x7c>)
 80033ba:	6811      	ldr	r1, [r2, #0]
 80033bc:	428b      	cmp	r3, r1
 80033be:	bf88      	it	hi
 80033c0:	6013      	strhi	r3, [r2, #0]
 80033c2:	4a06      	ldr	r2, [pc, #24]	; (80033dc <xTaskPriorityDisinherit+0x80>)
 80033c4:	2014      	movs	r0, #20
 80033c6:	fb00 2003 	mla	r0, r0, r3, r2
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fe fcd4 	bl	8001d78 <vListInsertEnd>
					xReturn = pdTRUE;
 80033d0:	2001      	movs	r0, #1
	}
 80033d2:	bd38      	pop	{r3, r4, r5, pc}
 80033d4:	20004368 	.word	0x20004368
 80033d8:	200047e8 	.word	0x200047e8
 80033dc:	20004374 	.word	0x20004374

080033e0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80033e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80033e2:	4c11      	ldr	r4, [pc, #68]	; (8003428 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80033e4:	f7fe fd66 	bl	8001eb4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80033e8:	6825      	ldr	r5, [r4, #0]
 80033ea:	b9bd      	cbnz	r5, 800341c <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80033ec:	4f0f      	ldr	r7, [pc, #60]	; (800342c <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80033ee:	4e10      	ldr	r6, [pc, #64]	; (8003430 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80033f0:	4638      	mov	r0, r7
 80033f2:	f7fe fcb3 	bl	8001d5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80033f6:	4630      	mov	r0, r6
 80033f8:	f7fe fcb0 	bl	8001d5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80033fc:	4b0d      	ldr	r3, [pc, #52]	; (8003434 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80033fe:	4a0e      	ldr	r2, [pc, #56]	; (8003438 <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 8003400:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003402:	4b0e      	ldr	r3, [pc, #56]	; (800343c <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003404:	2110      	movs	r1, #16
			pxOverflowTimerList = &xActiveTimerList2;
 8003406:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003408:	200a      	movs	r0, #10
 800340a:	9500      	str	r5, [sp, #0]
 800340c:	4b0c      	ldr	r3, [pc, #48]	; (8003440 <prvCheckForValidListAndQueue+0x60>)
 800340e:	f7ff f853 	bl	80024b8 <xQueueGenericCreateStatic>
 8003412:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003414:	b110      	cbz	r0, 800341c <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003416:	490b      	ldr	r1, [pc, #44]	; (8003444 <prvCheckForValidListAndQueue+0x64>)
 8003418:	f7ff fb12 	bl	8002a40 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 800341c:	b003      	add	sp, #12
 800341e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8003422:	f7fe bd69 	b.w	8001ef8 <vPortExitCritical>
 8003426:	bf00      	nop
 8003428:	20004988 	.word	0x20004988
 800342c:	2000490c 	.word	0x2000490c
 8003430:	20004920 	.word	0x20004920
 8003434:	20004864 	.word	0x20004864
 8003438:	2000486c 	.word	0x2000486c
 800343c:	20004868 	.word	0x20004868
 8003440:	20004938 	.word	0x20004938
 8003444:	08004889 	.word	0x08004889

08003448 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8003448:	4291      	cmp	r1, r2
{
 800344a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800344c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800344e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8003450:	d80a      	bhi.n	8003468 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003452:	1ad2      	subs	r2, r2, r3
 8003454:	6983      	ldr	r3, [r0, #24]
 8003456:	429a      	cmp	r2, r3
 8003458:	d20d      	bcs.n	8003476 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800345a:	4b08      	ldr	r3, [pc, #32]	; (800347c <prvInsertTimerInActiveList+0x34>)
 800345c:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800345e:	6818      	ldr	r0, [r3, #0]
 8003460:	f7fe fc96 	bl	8001d90 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003464:	2000      	movs	r0, #0
 8003466:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003468:	429a      	cmp	r2, r3
 800346a:	d201      	bcs.n	8003470 <prvInsertTimerInActiveList+0x28>
 800346c:	4299      	cmp	r1, r3
 800346e:	d202      	bcs.n	8003476 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003470:	1d01      	adds	r1, r0, #4
 8003472:	4b03      	ldr	r3, [pc, #12]	; (8003480 <prvInsertTimerInActiveList+0x38>)
 8003474:	e7f3      	b.n	800345e <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8003476:	2001      	movs	r0, #1
}
 8003478:	bd08      	pop	{r3, pc}
 800347a:	bf00      	nop
 800347c:	20004868 	.word	0x20004868
 8003480:	20004864 	.word	0x20004864

08003484 <xTimerCreateTimerTask>:
{
 8003484:	b510      	push	{r4, lr}
 8003486:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8003488:	f7ff ffaa 	bl	80033e0 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800348c:	4b13      	ldr	r3, [pc, #76]	; (80034dc <xTimerCreateTimerTask+0x58>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	b943      	cbnz	r3, 80034a4 <xTimerCreateTimerTask+0x20>
 8003492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003496:	f383 8811 	msr	BASEPRI, r3
 800349a:	f3bf 8f6f 	isb	sy
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	e7fe      	b.n	80034a2 <xTimerCreateTimerTask+0x1e>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80034a4:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80034a6:	aa07      	add	r2, sp, #28
 80034a8:	a906      	add	r1, sp, #24
 80034aa:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80034ac:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80034ae:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80034b0:	f7fe fc48 	bl	8001d44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80034b4:	9b05      	ldr	r3, [sp, #20]
 80034b6:	9302      	str	r3, [sp, #8]
 80034b8:	9b06      	ldr	r3, [sp, #24]
 80034ba:	9301      	str	r3, [sp, #4]
 80034bc:	2302      	movs	r3, #2
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	9a07      	ldr	r2, [sp, #28]
 80034c2:	4907      	ldr	r1, [pc, #28]	; (80034e0 <xTimerCreateTimerTask+0x5c>)
 80034c4:	4807      	ldr	r0, [pc, #28]	; (80034e4 <xTimerCreateTimerTask+0x60>)
 80034c6:	4623      	mov	r3, r4
 80034c8:	f7ff fc4c 	bl	8002d64 <xTaskCreateStatic>
 80034cc:	4b06      	ldr	r3, [pc, #24]	; (80034e8 <xTimerCreateTimerTask+0x64>)
 80034ce:	6018      	str	r0, [r3, #0]
	configASSERT( xReturn );
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d0de      	beq.n	8003492 <xTimerCreateTimerTask+0xe>
}
 80034d4:	2001      	movs	r0, #1
 80034d6:	b008      	add	sp, #32
 80034d8:	bd10      	pop	{r4, pc}
 80034da:	bf00      	nop
 80034dc:	20004988 	.word	0x20004988
 80034e0:	0800488e 	.word	0x0800488e
 80034e4:	080035c1 	.word	0x080035c1
 80034e8:	2000498c 	.word	0x2000498c

080034ec <xTimerGenericCommand>:
{
 80034ec:	b530      	push	{r4, r5, lr}
 80034ee:	4615      	mov	r5, r2
 80034f0:	b085      	sub	sp, #20
 80034f2:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80034f4:	4603      	mov	r3, r0
 80034f6:	b940      	cbnz	r0, 800350a <xTimerGenericCommand+0x1e>
 80034f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fc:	f383 8811 	msr	BASEPRI, r3
 8003500:	f3bf 8f6f 	isb	sy
 8003504:	f3bf 8f4f 	dsb	sy
 8003508:	e7fe      	b.n	8003508 <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 800350a:	4c0d      	ldr	r4, [pc, #52]	; (8003540 <xTimerGenericCommand+0x54>)
 800350c:	6820      	ldr	r0, [r4, #0]
 800350e:	b180      	cbz	r0, 8003532 <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003510:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003512:	e88d 0022 	stmia.w	sp, {r1, r5}
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003516:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003518:	dc0d      	bgt.n	8003536 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800351a:	f7ff ff0f 	bl	800333c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800351e:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003520:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003522:	bf08      	it	eq
 8003524:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003526:	6820      	ldr	r0, [r4, #0]
 8003528:	bf18      	it	ne
 800352a:	461a      	movne	r2, r3
 800352c:	4669      	mov	r1, sp
 800352e:	f7ff f837 	bl	80025a0 <xQueueGenericSend>
}
 8003532:	b005      	add	sp, #20
 8003534:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003536:	2300      	movs	r3, #0
 8003538:	4669      	mov	r1, sp
 800353a:	f7ff f90a 	bl	8002752 <xQueueGenericSendFromISR>
 800353e:	e7f8      	b.n	8003532 <xTimerGenericCommand+0x46>
 8003540:	20004988 	.word	0x20004988

08003544 <prvSwitchTimerLists>:
{
 8003544:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003548:	4d1b      	ldr	r5, [pc, #108]	; (80035b8 <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800354a:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800354e:	682b      	ldr	r3, [r5, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	b932      	cbnz	r2, 8003562 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8003554:	4a19      	ldr	r2, [pc, #100]	; (80035bc <prvSwitchTimerLists+0x78>)
 8003556:	6811      	ldr	r1, [r2, #0]
 8003558:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 800355a:	6013      	str	r3, [r2, #0]
}
 800355c:	b002      	add	sp, #8
 800355e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003562:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003564:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003566:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003568:	1d27      	adds	r7, r4, #4
 800356a:	4638      	mov	r0, r7
 800356c:	f7fe fc27 	bl	8001dbe <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003572:	4620      	mov	r0, r4
 8003574:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003576:	69e3      	ldr	r3, [r4, #28]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d1e8      	bne.n	800354e <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800357c:	69a3      	ldr	r3, [r4, #24]
 800357e:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003580:	429e      	cmp	r6, r3
 8003582:	d206      	bcs.n	8003592 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003584:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003586:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003588:	4639      	mov	r1, r7
 800358a:	6828      	ldr	r0, [r5, #0]
 800358c:	f7fe fc00 	bl	8001d90 <vListInsert>
 8003590:	e7dd      	b.n	800354e <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003592:	2300      	movs	r3, #0
 8003594:	f8cd 8000 	str.w	r8, [sp]
 8003598:	4632      	mov	r2, r6
 800359a:	4619      	mov	r1, r3
 800359c:	4620      	mov	r0, r4
 800359e:	f7ff ffa5 	bl	80034ec <xTimerGenericCommand>
				configASSERT( xResult );
 80035a2:	2800      	cmp	r0, #0
 80035a4:	d1d3      	bne.n	800354e <prvSwitchTimerLists+0xa>
 80035a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035aa:	f383 8811 	msr	BASEPRI, r3
 80035ae:	f3bf 8f6f 	isb	sy
 80035b2:	f3bf 8f4f 	dsb	sy
 80035b6:	e7fe      	b.n	80035b6 <prvSwitchTimerLists+0x72>
 80035b8:	20004864 	.word	0x20004864
 80035bc:	20004868 	.word	0x20004868

080035c0 <prvTimerTask>:
{
 80035c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80035c4:	4d72      	ldr	r5, [pc, #456]	; (8003790 <prvTimerTask+0x1d0>)
					portYIELD_WITHIN_API();
 80035c6:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80037a0 <prvTimerTask+0x1e0>
{
 80035ca:	b089      	sub	sp, #36	; 0x24
 80035cc:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80035ce:	682b      	ldr	r3, [r5, #0]
 80035d0:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 80035d4:	f1bb 0f00 	cmp.w	fp, #0
 80035d8:	d044      	beq.n	8003664 <prvTimerTask+0xa4>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 80035e0:	f7ff fc68 	bl	8002eb4 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80035e4:	f7ff fc6e 	bl	8002ec4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80035e8:	4b6a      	ldr	r3, [pc, #424]	; (8003794 <prvTimerTask+0x1d4>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80035ee:	4682      	mov	sl, r0
 80035f0:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 80035f2:	d239      	bcs.n	8003668 <prvTimerTask+0xa8>
 80035f4:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 80035f6:	f7ff ffa5 	bl	8003544 <prvSwitchTimerLists>
 80035fa:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 80035fc:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 80035fe:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 8003602:	2c00      	cmp	r4, #0
 8003604:	f040 808a 	bne.w	800371c <prvTimerTask+0x15c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003608:	f1bb 0f00 	cmp.w	fp, #0
 800360c:	d06b      	beq.n	80036e6 <prvTimerTask+0x126>
 800360e:	45d1      	cmp	r9, sl
 8003610:	f200 8082 	bhi.w	8003718 <prvTimerTask+0x158>
				( void ) xTaskResumeAll();
 8003614:	f7ff fcec 	bl	8002ff0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003620:	f10b 0004 	add.w	r0, fp, #4
 8003624:	f7fe fbcb 	bl	8001dbe <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003628:	f8db 301c 	ldr.w	r3, [fp, #28]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d11d      	bne.n	800366c <prvTimerTask+0xac>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003630:	f8db 1018 	ldr.w	r1, [fp, #24]
 8003634:	464b      	mov	r3, r9
 8003636:	4652      	mov	r2, sl
 8003638:	4449      	add	r1, r9
 800363a:	4658      	mov	r0, fp
 800363c:	f7ff ff04 	bl	8003448 <prvInsertTimerInActiveList>
 8003640:	b1a0      	cbz	r0, 800366c <prvTimerTask+0xac>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003642:	9400      	str	r4, [sp, #0]
 8003644:	4623      	mov	r3, r4
 8003646:	464a      	mov	r2, r9
 8003648:	4621      	mov	r1, r4
 800364a:	4658      	mov	r0, fp
 800364c:	f7ff ff4e 	bl	80034ec <xTimerGenericCommand>
			configASSERT( xResult );
 8003650:	b960      	cbnz	r0, 800366c <prvTimerTask+0xac>
 8003652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003656:	f383 8811 	msr	BASEPRI, r3
 800365a:	f3bf 8f6f 	isb	sy
 800365e:	f3bf 8f4f 	dsb	sy
 8003662:	e7fe      	b.n	8003662 <prvTimerTask+0xa2>
		xNextExpireTime = ( TickType_t ) 0U;
 8003664:	46d9      	mov	r9, fp
 8003666:	e7bb      	b.n	80035e0 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 8003668:	2400      	movs	r4, #0
 800366a:	e7c8      	b.n	80035fe <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800366c:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8003670:	4658      	mov	r0, fp
 8003672:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003674:	f8df 9124 	ldr.w	r9, [pc, #292]	; 800379c <prvTimerTask+0x1dc>
 8003678:	f8d9 0000 	ldr.w	r0, [r9]
 800367c:	2200      	movs	r2, #0
 800367e:	a904      	add	r1, sp, #16
 8003680:	f7ff f8ca 	bl	8002818 <xQueueReceive>
 8003684:	2800      	cmp	r0, #0
 8003686:	d0a2      	beq.n	80035ce <prvTimerTask+0xe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003688:	9b04      	ldr	r3, [sp, #16]
 800368a:	2b00      	cmp	r3, #0
 800368c:	da03      	bge.n	8003696 <prvTimerTask+0xd6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800368e:	9907      	ldr	r1, [sp, #28]
 8003690:	9806      	ldr	r0, [sp, #24]
 8003692:	9b05      	ldr	r3, [sp, #20]
 8003694:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003696:	9b04      	ldr	r3, [sp, #16]
 8003698:	2b00      	cmp	r3, #0
 800369a:	dbed      	blt.n	8003678 <prvTimerTask+0xb8>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800369c:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800369e:	6963      	ldr	r3, [r4, #20]
 80036a0:	b113      	cbz	r3, 80036a8 <prvTimerTask+0xe8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036a2:	1d20      	adds	r0, r4, #4
 80036a4:	f7fe fb8b 	bl	8001dbe <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 80036a8:	f7ff fc0c 	bl	8002ec4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80036ac:	6833      	ldr	r3, [r6, #0]
 80036ae:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 80036b0:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 80036b2:	d201      	bcs.n	80036b8 <prvTimerTask+0xf8>
		prvSwitchTimerLists();
 80036b4:	f7ff ff46 	bl	8003544 <prvSwitchTimerLists>
 80036b8:	9a04      	ldr	r2, [sp, #16]
	xLastTime = xTimeNow;
 80036ba:	f8c6 b000 	str.w	fp, [r6]
 80036be:	2a09      	cmp	r2, #9
 80036c0:	d8da      	bhi.n	8003678 <prvTimerTask+0xb8>
 80036c2:	2301      	movs	r3, #1
 80036c4:	4093      	lsls	r3, r2
 80036c6:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 80036ca:	d14e      	bne.n	800376a <prvTimerTask+0x1aa>
 80036cc:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 80036d0:	d127      	bne.n	8003722 <prvTimerTask+0x162>
 80036d2:	069b      	lsls	r3, r3, #26
 80036d4:	d5d0      	bpl.n	8003678 <prvTimerTask+0xb8>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80036d6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1cc      	bne.n	8003678 <prvTimerTask+0xb8>
							vPortFree( pxTimer );
 80036de:	4620      	mov	r0, r4
 80036e0:	f7fe fde6 	bl	80022b0 <vPortFree>
 80036e4:	e7c8      	b.n	8003678 <prvTimerTask+0xb8>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80036e6:	4b2c      	ldr	r3, [pc, #176]	; (8003798 <prvTimerTask+0x1d8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	fab2 f282 	clz	r2, r2
 80036f0:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80036f2:	4b2a      	ldr	r3, [pc, #168]	; (800379c <prvTimerTask+0x1dc>)
 80036f4:	eba9 010a 	sub.w	r1, r9, sl
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	f7ff f9b3 	bl	8002a64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80036fe:	f7ff fc77 	bl	8002ff0 <xTaskResumeAll>
 8003702:	2800      	cmp	r0, #0
 8003704:	d1b6      	bne.n	8003674 <prvTimerTask+0xb4>
					portYIELD_WITHIN_API();
 8003706:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800370a:	f8c8 3000 	str.w	r3, [r8]
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	f3bf 8f6f 	isb	sy
 8003716:	e7ad      	b.n	8003674 <prvTimerTask+0xb4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003718:	4622      	mov	r2, r4
 800371a:	e7ea      	b.n	80036f2 <prvTimerTask+0x132>
			( void ) xTaskResumeAll();
 800371c:	f7ff fc68 	bl	8002ff0 <xTaskResumeAll>
 8003720:	e7a8      	b.n	8003674 <prvTimerTask+0xb4>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003722:	69a1      	ldr	r1, [r4, #24]
 8003724:	9b05      	ldr	r3, [sp, #20]
 8003726:	465a      	mov	r2, fp
 8003728:	4419      	add	r1, r3
 800372a:	4620      	mov	r0, r4
 800372c:	f7ff fe8c 	bl	8003448 <prvInsertTimerInActiveList>
 8003730:	2800      	cmp	r0, #0
 8003732:	d0a1      	beq.n	8003678 <prvTimerTask+0xb8>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003734:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003736:	4620      	mov	r0, r4
 8003738:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800373a:	69e3      	ldr	r3, [r4, #28]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d19b      	bne.n	8003678 <prvTimerTask+0xb8>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003740:	69a2      	ldr	r2, [r4, #24]
 8003742:	9905      	ldr	r1, [sp, #20]
 8003744:	f8cd a000 	str.w	sl, [sp]
 8003748:	440a      	add	r2, r1
 800374a:	4653      	mov	r3, sl
 800374c:	4651      	mov	r1, sl
 800374e:	4620      	mov	r0, r4
 8003750:	f7ff fecc 	bl	80034ec <xTimerGenericCommand>
							configASSERT( xResult );
 8003754:	2800      	cmp	r0, #0
 8003756:	d18f      	bne.n	8003678 <prvTimerTask+0xb8>
 8003758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800375c:	f383 8811 	msr	BASEPRI, r3
 8003760:	f3bf 8f6f 	isb	sy
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	e7fe      	b.n	8003768 <prvTimerTask+0x1a8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800376a:	9905      	ldr	r1, [sp, #20]
 800376c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800376e:	b941      	cbnz	r1, 8003782 <prvTimerTask+0x1c2>
 8003770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003774:	f383 8811 	msr	BASEPRI, r3
 8003778:	f3bf 8f6f 	isb	sy
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	e7fe      	b.n	8003780 <prvTimerTask+0x1c0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003782:	465b      	mov	r3, fp
 8003784:	465a      	mov	r2, fp
 8003786:	4459      	add	r1, fp
 8003788:	4620      	mov	r0, r4
 800378a:	f7ff fe5d 	bl	8003448 <prvInsertTimerInActiveList>
 800378e:	e773      	b.n	8003678 <prvTimerTask+0xb8>
 8003790:	20004864 	.word	0x20004864
 8003794:	20004934 	.word	0x20004934
 8003798:	20004868 	.word	0x20004868
 800379c:	20004988 	.word	0x20004988
 80037a0:	e000ed04 	.word	0xe000ed04

080037a4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80037a4:	b508      	push	{r3, lr}
    
    
    

  /* USER CODE BEGIN 5 */
	moduleInit();
 80037a6:	f000 fb7f 	bl	8003ea8 <moduleInit>
 80037aa:	e7fe      	b.n	80037aa <StartDefaultTask+0x6>

080037ac <printMsg>:
{
 80037ac:	b510      	push	{r4, lr}
	for(int i = 0; i<len; i++)
 80037ae:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80037b0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80037b4:	428b      	cmp	r3, r1
 80037b6:	db00      	blt.n	80037ba <printMsg+0xe>
}
 80037b8:	bd10      	pop	{r4, pc}
 80037ba:	f8d2 4e80 	ldr.w	r4, [r2, #3712]	; 0xe80
 80037be:	07e4      	lsls	r4, r4, #31
 80037c0:	d503      	bpl.n	80037ca <printMsg+0x1e>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80037c2:	f8d2 4e00 	ldr.w	r4, [r2, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80037c6:	07e4      	lsls	r4, r4, #31
 80037c8:	d402      	bmi.n	80037d0 <printMsg+0x24>
	for(int i = 0; i<len; i++)
 80037ca:	3301      	adds	r3, #1
 80037cc:	e7f2      	b.n	80037b4 <printMsg+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80037ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80037d0:	6814      	ldr	r4, [r2, #0]
 80037d2:	2c00      	cmp	r4, #0
 80037d4:	d0fb      	beq.n	80037ce <printMsg+0x22>
		ITM_SendChar(data[i]);
 80037d6:	5cc4      	ldrb	r4, [r0, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80037d8:	7014      	strb	r4, [r2, #0]
 80037da:	e7f6      	b.n	80037ca <printMsg+0x1e>

080037dc <vApplicationStackOverflowHook>:
{
 80037dc:	b510      	push	{r4, lr}
	printMsg("Task Overflow: ", strlen("Task Overflow: "));
 80037de:	4809      	ldr	r0, [pc, #36]	; (8003804 <vApplicationStackOverflowHook+0x28>)
{
 80037e0:	460c      	mov	r4, r1
	printMsg("Task Overflow: ", strlen("Task Overflow: "));
 80037e2:	210f      	movs	r1, #15
 80037e4:	f7ff ffe2 	bl	80037ac <printMsg>
	printMsg((char*)pcTaskName,strlen((char*)pcTaskName));
 80037e8:	4620      	mov	r0, r4
 80037ea:	f7fc fcf1 	bl	80001d0 <strlen>
 80037ee:	4601      	mov	r1, r0
 80037f0:	4620      	mov	r0, r4
 80037f2:	f7ff ffdb 	bl	80037ac <printMsg>
	printMsg("\r\n",2);
 80037f6:	2102      	movs	r1, #2
 80037f8:	4803      	ldr	r0, [pc, #12]	; (8003808 <vApplicationStackOverflowHook+0x2c>)
}
 80037fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printMsg("\r\n",2);
 80037fe:	f7ff bfd5 	b.w	80037ac <printMsg>
 8003802:	bf00      	nop
 8003804:	080048a2 	.word	0x080048a2
 8003808:	0800499d 	.word	0x0800499d

0800380c <SystemClock_Config>:
{
 800380c:	b530      	push	{r4, r5, lr}
 800380e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003810:	2230      	movs	r2, #48	; 0x30
 8003812:	2100      	movs	r1, #0
 8003814:	a808      	add	r0, sp, #32
 8003816:	f000 fbe0 	bl	8003fda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800381a:	2100      	movs	r1, #0
 800381c:	2214      	movs	r2, #20
 800381e:	a803      	add	r0, sp, #12
 8003820:	f000 fbdb 	bl	8003fda <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8003824:	2500      	movs	r5, #0
 8003826:	4b1b      	ldr	r3, [pc, #108]	; (8003894 <SystemClock_Config+0x88>)
 8003828:	9501      	str	r5, [sp, #4]
 800382a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800382c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003838:	9301      	str	r3, [sp, #4]
 800383a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800383c:	4b16      	ldr	r3, [pc, #88]	; (8003898 <SystemClock_Config+0x8c>)
 800383e:	9502      	str	r5, [sp, #8]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800384a:	950f      	str	r5, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800384c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003850:	9302      	str	r3, [sp, #8]
 8003852:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003854:	2301      	movs	r3, #1
 8003856:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003858:	2310      	movs	r3, #16
 800385a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 800385c:	2308      	movs	r3, #8
 800385e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8003860:	2350      	movs	r3, #80	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003862:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 80;
 8003864:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003866:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003868:	2304      	movs	r3, #4
 800386a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800386c:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800386e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003870:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003872:	f7fd f991 	bl	8000b98 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003876:	230f      	movs	r3, #15
 8003878:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800387a:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800387c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003880:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003882:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003884:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003886:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003888:	9507      	str	r5, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800388a:	f7fd fb35 	bl	8000ef8 <HAL_RCC_ClockConfig>
}
 800388e:	b015      	add	sp, #84	; 0x54
 8003890:	bd30      	pop	{r4, r5, pc}
 8003892:	bf00      	nop
 8003894:	40023800 	.word	0x40023800
 8003898:	40007000 	.word	0x40007000

0800389c <main>:
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80038a0:	f7fc fe76 	bl	8000590 <HAL_Init>
  SystemClock_Config();
 80038a4:	f7ff ffb2 	bl	800380c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a8:	2214      	movs	r2, #20
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038aa:	2400      	movs	r4, #0
 80038ac:	4d4e      	ldr	r5, [pc, #312]	; (80039e8 <main+0x14c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ae:	2100      	movs	r1, #0
 80038b0:	eb0d 0002 	add.w	r0, sp, r2
 80038b4:	f000 fb91 	bl	8003fda <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038b8:	9401      	str	r4, [sp, #4]
 80038ba:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80038bc:	484b      	ldr	r0, [pc, #300]	; (80039ec <main+0x150>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038c2:	632b      	str	r3, [r5, #48]	; 0x30
 80038c4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ca:	9301      	str	r3, [sp, #4]
 80038cc:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ce:	9402      	str	r4, [sp, #8]
 80038d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038d2:	f043 0304 	orr.w	r3, r3, #4
 80038d6:	632b      	str	r3, [r5, #48]	; 0x30
 80038d8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038da:	f003 0304 	and.w	r3, r3, #4
 80038de:	9302      	str	r3, [sp, #8]
 80038e0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e2:	9403      	str	r4, [sp, #12]
 80038e4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	632b      	str	r3, [r5, #48]	; 0x30
 80038ec:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	9303      	str	r3, [sp, #12]
 80038f4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f6:	9404      	str	r4, [sp, #16]
 80038f8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80038fa:	f043 0302 	orr.w	r3, r3, #2
 80038fe:	632b      	str	r3, [r5, #48]	; 0x30
 8003900:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003908:	4622      	mov	r2, r4
 800390a:	2108      	movs	r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800390c:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800390e:	f7fd f93d 	bl	8000b8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003912:	4622      	mov	r2, r4
 8003914:	2110      	movs	r1, #16
 8003916:	4836      	ldr	r0, [pc, #216]	; (80039f0 <main+0x154>)
 8003918:	f7fd f938 	bl	8000b8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800391c:	4622      	mov	r2, r4
 800391e:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003922:	4834      	ldr	r0, [pc, #208]	; (80039f4 <main+0x158>)
 8003924:	f7fd f932 	bl	8000b8c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003928:	2701      	movs	r7, #1
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800392a:	2308      	movs	r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800392c:	a905      	add	r1, sp, #20
 800392e:	482f      	ldr	r0, [pc, #188]	; (80039ec <main+0x150>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003930:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003932:	2610      	movs	r6, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003934:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003936:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003938:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800393a:	f7fd f847 	bl	80009cc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393e:	a905      	add	r1, sp, #20
 8003940:	482b      	ldr	r0, [pc, #172]	; (80039f0 <main+0x154>)
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003942:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003944:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003946:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003948:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394a:	f7fd f83f 	bl	80009cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800394e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003952:	a905      	add	r1, sp, #20
 8003954:	4827      	ldr	r0, [pc, #156]	; (80039f4 <main+0x158>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8003956:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003958:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800395c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800395e:	f7fd f835 	bl	80009cc <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003962:	9400      	str	r4, [sp, #0]
 8003964:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003966:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800396a:	632b      	str	r3, [r5, #48]	; 0x30
 800396c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800396e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8003972:	4622      	mov	r2, r4
 8003974:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003976:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8003978:	4630      	mov	r0, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 800397a:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800397c:	f7fc fe46 	bl	800060c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003980:	4630      	mov	r0, r6
 8003982:	f7fc fe77 	bl	8000674 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8003986:	2105      	movs	r1, #5
 8003988:	4622      	mov	r2, r4
 800398a:	2011      	movs	r0, #17
 800398c:	f7fc fe3e 	bl	800060c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003990:	2011      	movs	r0, #17
 8003992:	f7fc fe6f 	bl	8000674 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8003996:	4818      	ldr	r0, [pc, #96]	; (80039f8 <main+0x15c>)
  huart2.Init.BaudRate = 115200;
 8003998:	4a18      	ldr	r2, [pc, #96]	; (80039fc <main+0x160>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800399a:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 800399c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80039a0:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039a4:	230c      	movs	r3, #12
 80039a6:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039a8:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039aa:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ac:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039ae:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039b0:	f7fd fddc 	bl	800156c <HAL_UART_Init>
  osKernelInitialize();
 80039b4:	f7fd ffd8 	bl	8001968 <osKernelInitialize>
	moduleQueueInitialize();
 80039b8:	f000 f98c 	bl	8003cd4 <moduleQueueInitialize>
  const osThreadAttr_t defaultTask_attributes = {
 80039bc:	2224      	movs	r2, #36	; 0x24
 80039be:	4621      	mov	r1, r4
 80039c0:	a805      	add	r0, sp, #20
 80039c2:	f000 fb0a 	bl	8003fda <memset>
 80039c6:	4b0e      	ldr	r3, [pc, #56]	; (8003a00 <main+0x164>)
 80039c8:	9305      	str	r3, [sp, #20]
 80039ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ce:	930a      	str	r3, [sp, #40]	; 0x28
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80039d0:	aa05      	add	r2, sp, #20
  const osThreadAttr_t defaultTask_attributes = {
 80039d2:	2318      	movs	r3, #24
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80039d4:	4621      	mov	r1, r4
 80039d6:	480b      	ldr	r0, [pc, #44]	; (8003a04 <main+0x168>)
  const osThreadAttr_t defaultTask_attributes = {
 80039d8:	930b      	str	r3, [sp, #44]	; 0x2c
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80039da:	f7fe f801 	bl	80019e0 <osThreadNew>
 80039de:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <main+0x16c>)
 80039e0:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80039e2:	f7fd ffdd 	bl	80019a0 <osKernelStart>
 80039e6:	e7fe      	b.n	80039e6 <main+0x14a>
 80039e8:	40023800 	.word	0x40023800
 80039ec:	40020800 	.word	0x40020800
 80039f0:	40020000 	.word	0x40020000
 80039f4:	40020400 	.word	0x40020400
 80039f8:	20004aa8 	.word	0x20004aa8
 80039fc:	40004400 	.word	0x40004400
 8003a00:	08004896 	.word	0x08004896
 8003a04:	080037a5 	.word	0x080037a5
 8003a08:	200049e0 	.word	0x200049e0

08003a0c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003a0c:	6802      	ldr	r2, [r0, #0]
 8003a0e:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d101      	bne.n	8003a18 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003a14:	f7fc bdd6 	b.w	80005c4 <HAL_IncTick>
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40010000 	.word	0x40010000

08003a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a20:	4770      	bx	lr
	...

08003a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a24:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a26:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <HAL_MspInit+0x40>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	9200      	str	r2, [sp, #0]
 8003a2c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a2e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003a32:	6459      	str	r1, [r3, #68]	; 0x44
 8003a34:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a36:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003a3a:	9100      	str	r1, [sp, #0]
 8003a3c:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a3e:	9201      	str	r2, [sp, #4]
 8003a40:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a42:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003a46:	6419      	str	r1, [r3, #64]	; 0x40
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a4e:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a50:	210f      	movs	r1, #15
 8003a52:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a56:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a58:	f7fc fdd8 	bl	800060c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a5c:	b003      	add	sp, #12
 8003a5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a62:	bf00      	nop
 8003a64:	40023800 	.word	0x40023800

08003a68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a68:	b570      	push	{r4, r5, r6, lr}
 8003a6a:	4606      	mov	r6, r0
 8003a6c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a6e:	2214      	movs	r2, #20
 8003a70:	2100      	movs	r1, #0
 8003a72:	a803      	add	r0, sp, #12
 8003a74:	f000 fab1 	bl	8003fda <memset>
  if(huart->Instance==USART2)
 8003a78:	6832      	ldr	r2, [r6, #0]
 8003a7a:	4b33      	ldr	r3, [pc, #204]	; (8003b48 <HAL_UART_MspInit+0xe0>)
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d160      	bne.n	8003b42 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a80:	2500      	movs	r5, #0
 8003a82:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8003a86:	9501      	str	r5, [sp, #4]
 8003a88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8a:	4830      	ldr	r0, [pc, #192]	; (8003b4c <HAL_UART_MspInit+0xe4>)

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003a8c:	4c30      	ldr	r4, [pc, #192]	; (8003b50 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a8e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40
 8003a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a96:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003a9a:	9201      	str	r2, [sp, #4]
 8003a9c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a9e:	9502      	str	r5, [sp, #8]
 8003aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	631a      	str	r2, [r3, #48]	; 0x30
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	9302      	str	r3, [sp, #8]
 8003ab0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003ab2:	230c      	movs	r3, #12
 8003ab4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aba:	2301      	movs	r3, #1
 8003abc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ac4:	2307      	movs	r3, #7
 8003ac6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac8:	f7fc ff80 	bl	80009cc <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003acc:	4b21      	ldr	r3, [pc, #132]	; (8003b54 <HAL_UART_MspInit+0xec>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ace:	60a5      	str	r5, [r4, #8]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003ad0:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8003ad4:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003adc:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003ade:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003ae0:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae4:	60e5      	str	r5, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ae6:	6165      	str	r5, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ae8:	61a5      	str	r5, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003aea:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003aec:	6225      	str	r5, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003aee:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003af0:	f7fc fde4 	bl	80006bc <HAL_DMA_Init>
 8003af4:	b108      	cbz	r0, 8003afa <HAL_UART_MspInit+0x92>
    {
      Error_Handler();
 8003af6:	f7ff ff93 	bl	8003a20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003afa:	6374      	str	r4, [r6, #52]	; 0x34

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003afc:	4b16      	ldr	r3, [pc, #88]	; (8003b58 <HAL_UART_MspInit+0xf0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003afe:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003b00:	4c16      	ldr	r4, [pc, #88]	; (8003b5c <HAL_UART_MspInit+0xf4>)
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b02:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 8003b06:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8003b0a:	e884 4028 	stmia.w	r4, {r3, r5, lr}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b12:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003b14:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b16:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b18:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b1a:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b1c:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003b1e:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b20:	6223      	str	r3, [r4, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b22:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003b24:	f7fc fdca 	bl	80006bc <HAL_DMA_Init>
 8003b28:	b108      	cbz	r0, 8003b2e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8003b2a:	f7ff ff79 	bl	8003a20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003b2e:	6334      	str	r4, [r6, #48]	; 0x30

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b30:	2026      	movs	r0, #38	; 0x26
 8003b32:	2200      	movs	r2, #0
 8003b34:	2105      	movs	r1, #5
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003b36:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b38:	f7fc fd68 	bl	800060c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b3c:	2026      	movs	r0, #38	; 0x26
 8003b3e:	f7fc fd99 	bl	8000674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b42:	b008      	add	sp, #32
 8003b44:	bd70      	pop	{r4, r5, r6, pc}
 8003b46:	bf00      	nop
 8003b48:	40004400 	.word	0x40004400
 8003b4c:	40020000 	.word	0x40020000
 8003b50:	200049e4 	.word	0x200049e4
 8003b54:	40026088 	.word	0x40026088
 8003b58:	400260a0 	.word	0x400260a0
 8003b5c:	20004a48 	.word	0x20004a48

08003b60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b60:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8003b62:	4601      	mov	r1, r0
{
 8003b64:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8003b66:	2200      	movs	r2, #0
 8003b68:	2019      	movs	r0, #25
 8003b6a:	f7fc fd4f 	bl	800060c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8003b6e:	2019      	movs	r0, #25
 8003b70:	f7fc fd80 	bl	8000674 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003b74:	2500      	movs	r5, #0
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <HAL_InitTick+0x68>)
 8003b78:	9502      	str	r5, [sp, #8]
 8003b7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003b7c:	4c13      	ldr	r4, [pc, #76]	; (8003bcc <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	645a      	str	r2, [r3, #68]	; 0x44
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b8c:	a901      	add	r1, sp, #4
 8003b8e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003b90:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b92:	f7fd fa6b 	bl	800106c <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003b96:	f7fd fa59 	bl	800104c <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <HAL_InitTick+0x70>)
 8003b9c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8003b9e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003ba2:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <HAL_InitTick+0x74>)
 8003ba6:	fbb0 f0f3 	udiv	r0, r0, r3
 8003baa:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8003bac:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003bae:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 8003bb0:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bb2:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003bb4:	f7fd fb96 	bl	80012e4 <HAL_TIM_Base_Init>
 8003bb8:	b920      	cbnz	r0, 8003bc4 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003bba:	4620      	mov	r0, r4
 8003bbc:	f7fd fa75 	bl	80010aa <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003bc0:	b009      	add	sp, #36	; 0x24
 8003bc2:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	e7fb      	b.n	8003bc0 <HAL_InitTick+0x60>
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	20004ae8 	.word	0x20004ae8
 8003bd0:	40010000 	.word	0x40010000
 8003bd4:	000f4240 	.word	0x000f4240

08003bd8 <NMI_Handler>:
 8003bd8:	4770      	bx	lr

08003bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bda:	e7fe      	b.n	8003bda <HardFault_Handler>

08003bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bdc:	e7fe      	b.n	8003bdc <MemManage_Handler>

08003bde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bde:	e7fe      	b.n	8003bde <BusFault_Handler>

08003be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003be0:	e7fe      	b.n	8003be0 <UsageFault_Handler>

08003be2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003be2:	4770      	bx	lr

08003be4 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003be4:	4801      	ldr	r0, [pc, #4]	; (8003bec <DMA1_Stream5_IRQHandler+0x8>)
 8003be6:	f7fc be37 	b.w	8000858 <HAL_DMA_IRQHandler>
 8003bea:	bf00      	nop
 8003bec:	200049e4 	.word	0x200049e4

08003bf0 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003bf0:	4801      	ldr	r0, [pc, #4]	; (8003bf8 <DMA1_Stream6_IRQHandler+0x8>)
 8003bf2:	f7fc be31 	b.w	8000858 <HAL_DMA_IRQHandler>
 8003bf6:	bf00      	nop
 8003bf8:	20004a48 	.word	0x20004a48

08003bfc <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003bfc:	4801      	ldr	r0, [pc, #4]	; (8003c04 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8003bfe:	f7fd ba68 	b.w	80010d2 <HAL_TIM_IRQHandler>
 8003c02:	bf00      	nop
 8003c04:	20004ae8 	.word	0x20004ae8

08003c08 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c08:	4801      	ldr	r0, [pc, #4]	; (8003c10 <USART2_IRQHandler+0x8>)
 8003c0a:	f7fd be05 	b.w	8001818 <HAL_UART_IRQHandler>
 8003c0e:	bf00      	nop
 8003c10:	20004aa8 	.word	0x20004aa8

08003c14 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003c14:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003c16:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <_sbrk+0x2c>)
 8003c18:	6819      	ldr	r1, [r3, #0]
{
 8003c1a:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003c1c:	b909      	cbnz	r1, 8003c22 <_sbrk+0xe>
		heap_end = &end;
 8003c1e:	4909      	ldr	r1, [pc, #36]	; (8003c44 <_sbrk+0x30>)
 8003c20:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003c22:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003c24:	4669      	mov	r1, sp
 8003c26:	4402      	add	r2, r0
 8003c28:	428a      	cmp	r2, r1
 8003c2a:	d906      	bls.n	8003c3a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003c2c:	f000 f9a0 	bl	8003f70 <__errno>
 8003c30:	230c      	movs	r3, #12
 8003c32:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003c34:	f04f 30ff 	mov.w	r0, #4294967295
 8003c38:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003c3a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003c3c:	bd08      	pop	{r3, pc}
 8003c3e:	bf00      	nop
 8003c40:	20004990 	.word	0x20004990
 8003c44:	20004b38 	.word	0x20004b38

08003c48 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c48:	490f      	ldr	r1, [pc, #60]	; (8003c88 <SystemInit+0x40>)
 8003c4a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003c4e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c56:	4b0d      	ldr	r3, [pc, #52]	; (8003c8c <SystemInit+0x44>)
 8003c58:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c5a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003c5c:	f042 0201 	orr.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003c62:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003c6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c70:	4a07      	ldr	r2, [pc, #28]	; (8003c90 <SystemInit+0x48>)
 8003c72:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c7a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c7c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003c7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c82:	608b      	str	r3, [r1, #8]
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	e000ed00 	.word	0xe000ed00
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	24003010 	.word	0x24003010

08003c94 <HAL_UART_RxCpltCallback>:
/*-----------------------------------------------------------------------------------------------------------------*/

extern UART_HandleTypeDef huart2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c94:	b510      	push	{r4, lr}
	osMessageQueuePut(rxQueue, (uint8_t*)&cIn, 0, 0);
 8003c96:	480d      	ldr	r0, [pc, #52]	; (8003ccc <HAL_UART_RxCpltCallback+0x38>)
 8003c98:	4c0d      	ldr	r4, [pc, #52]	; (8003cd0 <HAL_UART_RxCpltCallback+0x3c>)
 8003c9a:	6800      	ldr	r0, [r0, #0]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	4621      	mov	r1, r4
 8003ca2:	f7fd ffa3 	bl	8001bec <osMessageQueuePut>
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003ca6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
	ITM_SendChar(cIn);
 8003caa:	7822      	ldrb	r2, [r4, #0]
 8003cac:	f8d3 1e80 	ldr.w	r1, [r3, #3712]	; 0xe80
 8003cb0:	07c8      	lsls	r0, r1, #31
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	d509      	bpl.n	8003cca <HAL_UART_RxCpltCallback+0x36>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003cb6:	f8d3 1e00 	ldr.w	r1, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003cba:	07c9      	lsls	r1, r1, #31
 8003cbc:	d401      	bmi.n	8003cc2 <HAL_UART_RxCpltCallback+0x2e>
 8003cbe:	bd10      	pop	{r4, pc}
      __NOP();
 8003cc0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003cc2:	6819      	ldr	r1, [r3, #0]
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	d0fb      	beq.n	8003cc0 <HAL_UART_RxCpltCallback+0x2c>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003cc8:	701a      	strb	r2, [r3, #0]
 8003cca:	bd10      	pop	{r4, pc}
 8003ccc:	20004b2c 	.word	0x20004b2c
 8003cd0:	20004b30 	.word	0x20004b30

08003cd4 <moduleQueueInitialize>:
}

/*****************************************************************************************************************/
osMessageQueueId_t	moduleQueueInitialize(void)
{
 8003cd4:	b510      	push	{r4, lr}
  	rxQueue = osMessageQueueNew (256, 1, NULL);
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2101      	movs	r1, #1
 8003cda:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003cde:	f7fd ff3d 	bl	8001b5c <osMessageQueueNew>
 8003ce2:	4c04      	ldr	r4, [pc, #16]	; (8003cf4 <moduleQueueInitialize+0x20>)
 8003ce4:	6020      	str	r0, [r4, #0]
	moduleQueueMutex = osMutexNew(NULL);
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	f7fd fef4 	bl	8001ad4 <osMutexNew>
 8003cec:	4b02      	ldr	r3, [pc, #8]	; (8003cf8 <moduleQueueInitialize+0x24>)
 8003cee:	6018      	str	r0, [r3, #0]
  	return rxQueue;
}
 8003cf0:	6820      	ldr	r0, [r4, #0]
 8003cf2:	bd10      	pop	{r4, pc}
 8003cf4:	20004b2c 	.word	0x20004b2c
 8003cf8:	20004b28 	.word	0x20004b28

08003cfc <moduleHwResetAndPowerUp>:
	return 0;
}

/*Reset*/
void moduleHwResetAndPowerUp(void)
{
 8003cfc:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003cfe:	4c17      	ldr	r4, [pc, #92]	; (8003d5c <moduleHwResetAndPowerUp+0x60>)
 8003d00:	2201      	movs	r2, #1
 8003d02:	2110      	movs	r1, #16
 8003d04:	4620      	mov	r0, r4
 8003d06:	f7fc ff41 	bl	8000b8c <HAL_GPIO_WritePin>
	  osDelay(1000);
 8003d0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d0e:	f7fd fec7 	bl	8001aa0 <osDelay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d12:	2200      	movs	r2, #0
 8003d14:	2110      	movs	r1, #16
 8003d16:	4620      	mov	r0, r4
 8003d18:	f7fc ff38 	bl	8000b8c <HAL_GPIO_WritePin>
	  osDelay(1000);
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003d1c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
	  osDelay(1000);
 8003d20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d24:	f7fd febc 	bl	8001aa0 <osDelay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003d28:	2201      	movs	r2, #1
 8003d2a:	2108      	movs	r1, #8
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f7fc ff2d 	bl	8000b8c <HAL_GPIO_WritePin>
	  osDelay(1000);
 8003d32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d36:	f7fd feb3 	bl	8001aa0 <osDelay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	2108      	movs	r1, #8
 8003d3e:	4620      	mov	r0, r4
 8003d40:	f7fc ff24 	bl	8000b8c <HAL_GPIO_WritePin>
	  /* Waits for Modem complete its booting procedure */
	  osDelay(5000);
 8003d44:	f241 3088 	movw	r0, #5000	; 0x1388
 8003d48:	f7fd feaa 	bl	8001aa0 <osDelay>
	  HAL_UART_Receive_DMA(&huart2, (uint8_t*)&cIn, sizeof(cIn));
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	4904      	ldr	r1, [pc, #16]	; (8003d60 <moduleHwResetAndPowerUp+0x64>)
 8003d50:	4804      	ldr	r0, [pc, #16]	; (8003d64 <moduleHwResetAndPowerUp+0x68>)
}
 8003d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_UART_Receive_DMA(&huart2, (uint8_t*)&cIn, sizeof(cIn));
 8003d56:	f7fd bc71 	b.w	800163c <HAL_UART_Receive_DMA>
 8003d5a:	bf00      	nop
 8003d5c:	40020000 	.word	0x40020000
 8003d60:	20004b30 	.word	0x20004b30
 8003d64:	20004aa8 	.word	0x20004aa8

08003d68 <executeATCmd>:

/*Executes an AT command and checks the response*/
int executeATCmd(char* cmd, char* resp, int timeout)
{
 8003d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d6c:	b093      	sub	sp, #76	; 0x4c
 8003d6e:	4604      	mov	r4, r0
 8003d70:	460f      	mov	r7, r1
	int cmdLen  = strlen(resp);
 8003d72:	f7fc fa2d 	bl	80001d0 <strlen>
    return HAL_UART_Transmit_DMA(&huart2, (uint8_t*)resp, cmdLen);
 8003d76:	4621      	mov	r1, r4
 8003d78:	b282      	uxth	r2, r0
 8003d7a:	481c      	ldr	r0, [pc, #112]	; (8003dec <executeATCmd+0x84>)
 8003d7c:	f7fd fc24 	bl	80015c8 <HAL_UART_Transmit_DMA>
	int ret = 0;
	if(transmitATCmd(cmd) == HAL_OK)
 8003d80:	4605      	mov	r5, r0
 8003d82:	bb80      	cbnz	r0, 8003de6 <executeATCmd+0x7e>
	char lineBuffer[64] = {0};
 8003d84:	ac02      	add	r4, sp, #8
	uint8_t data = 0;
 8003d86:	ae12      	add	r6, sp, #72	; 0x48
	char lineBuffer[64] = {0};
 8003d88:	4601      	mov	r1, r0
 8003d8a:	2240      	movs	r2, #64	; 0x40
 8003d8c:	4620      	mov	r0, r4
			if(osMessageQueueGet(rxQueue, &data, 0, timeout) == osOK)
 8003d8e:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8003df0 <executeATCmd+0x88>
	char lineBuffer[64] = {0};
 8003d92:	f000 f922 	bl	8003fda <memset>
	uint8_t data = 0;
 8003d96:	f806 5d41 	strb.w	r5, [r6, #-65]!
 8003d9a:	4625      	mov	r5, r4
	while(buf[idx] != '\n')
 8003d9c:	782b      	ldrb	r3, [r5, #0]
 8003d9e:	2b0a      	cmp	r3, #10
 8003da0:	eba5 0804 	sub.w	r8, r5, r4
 8003da4:	d008      	beq.n	8003db8 <executeATCmd+0x50>
			if(osMessageQueueGet(rxQueue, &data, 0, timeout) == osOK)
 8003da6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003daa:	2200      	movs	r2, #0
 8003dac:	4631      	mov	r1, r6
 8003dae:	f8d9 0000 	ldr.w	r0, [r9]
 8003db2:	f7fd ff5f 	bl	8001c74 <osMessageQueueGet>
 8003db6:	b138      	cbz	r0, 8003dc8 <executeATCmd+0x60>
		if(readline(lineBuffer, 300) > 2)
 8003db8:	f1b8 0f02 	cmp.w	r8, #2
 8003dbc:	dc09      	bgt.n	8003dd2 <executeATCmd+0x6a>
		else if(osMessageQueueGetCount(rxQueue) == 0)
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <executeATCmd+0x88>)
 8003dc0:	6818      	ldr	r0, [r3, #0]
 8003dc2:	f7fd ff99 	bl	8001cf8 <osMessageQueueGetCount>
 8003dc6:	e009      	b.n	8003ddc <executeATCmd+0x74>
				buf[idx++] = data;
 8003dc8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003dcc:	f805 3b01 	strb.w	r3, [r5], #1
 8003dd0:	e7e4      	b.n	8003d9c <executeATCmd+0x34>
			if(strstr(lineBuffer, resp) == NULL)
 8003dd2:	4639      	mov	r1, r7
 8003dd4:	4620      	mov	r0, r4
 8003dd6:	f000 f93d 	bl	8004054 <strstr>
 8003dda:	b920      	cbnz	r0, 8003de6 <executeATCmd+0x7e>
	{
		ret = (moduleCheckResponse(resp) == 0) ? 0: -1;
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return ret;
}
 8003de0:	b013      	add	sp, #76	; 0x4c
 8003de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ret = (moduleCheckResponse(resp) == 0) ? 0: -1;
 8003de6:	2000      	movs	r0, #0
 8003de8:	e7fa      	b.n	8003de0 <executeATCmd+0x78>
 8003dea:	bf00      	nop
 8003dec:	20004aa8 	.word	0x20004aa8
 8003df0:	20004b2c 	.word	0x20004b2c

08003df4 <moduleCheckGsmNetwork>:

int moduleCheckGsmNetwork(void)
{
 8003df4:	b570      	push	{r4, r5, r6, lr}
	for(int regTries = 0; regTries<10; regTries++)
	{
		if(executeATCmd("AT+CREG?\r\n", "+CREG: 0,1\r\n", 300) == 0)
 8003df6:	4d09      	ldr	r5, [pc, #36]	; (8003e1c <moduleCheckGsmNetwork+0x28>)
 8003df8:	4e09      	ldr	r6, [pc, #36]	; (8003e20 <moduleCheckGsmNetwork+0x2c>)
{
 8003dfa:	240a      	movs	r4, #10
		if(executeATCmd("AT+CREG?\r\n", "+CREG: 0,1\r\n", 300) == 0)
 8003dfc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e00:	4629      	mov	r1, r5
 8003e02:	4630      	mov	r0, r6
 8003e04:	f7ff ffb0 	bl	8003d68 <executeATCmd>
 8003e08:	b138      	cbz	r0, 8003e1a <moduleCheckGsmNetwork+0x26>
		{
			return 0;
		}
		osDelay(3000);
 8003e0a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003e0e:	f7fd fe47 	bl	8001aa0 <osDelay>
	for(int regTries = 0; regTries<10; regTries++)
 8003e12:	3c01      	subs	r4, #1
 8003e14:	d1f2      	bne.n	8003dfc <moduleCheckGsmNetwork+0x8>
	}
	return -1;
 8003e16:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	080048e4 	.word	0x080048e4
 8003e20:	080048f1 	.word	0x080048f1

08003e24 <moduleCheckGprsNetwork>:

int moduleCheckGprsNetwork(void)
{
 8003e24:	b570      	push	{r4, r5, r6, lr}
	for(int regTries = 0; regTries<10; regTries++)
	{
		if(executeATCmd("AT+CGREG?\r\n", "+CGREG: 0,1\r\n", 300) == 0)
 8003e26:	4d09      	ldr	r5, [pc, #36]	; (8003e4c <moduleCheckGprsNetwork+0x28>)
 8003e28:	4e09      	ldr	r6, [pc, #36]	; (8003e50 <moduleCheckGprsNetwork+0x2c>)
{
 8003e2a:	240a      	movs	r4, #10
		if(executeATCmd("AT+CGREG?\r\n", "+CGREG: 0,1\r\n", 300) == 0)
 8003e2c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e30:	4629      	mov	r1, r5
 8003e32:	4630      	mov	r0, r6
 8003e34:	f7ff ff98 	bl	8003d68 <executeATCmd>
 8003e38:	b138      	cbz	r0, 8003e4a <moduleCheckGprsNetwork+0x26>
		{
			return 0;
		}
		osDelay(3000);
 8003e3a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003e3e:	f7fd fe2f 	bl	8001aa0 <osDelay>
	for(int regTries = 0; regTries<10; regTries++)
 8003e42:	3c01      	subs	r4, #1
 8003e44:	d1f2      	bne.n	8003e2c <moduleCheckGprsNetwork+0x8>
	}
	return -1;
 8003e46:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003e4a:	bd70      	pop	{r4, r5, r6, pc}
 8003e4c:	080048ca 	.word	0x080048ca
 8003e50:	080048d8 	.word	0x080048d8

08003e54 <moduleSetApn>:

int moduleSetApn(char* apn)
{
 8003e54:	b500      	push	{lr}
 8003e56:	b091      	sub	sp, #68	; 0x44
	char cmdBuffer[64];
	snprintf(cmdBuffer, sizeof(cmdBuffer), "AT+CGDCONT=1,\"IP\",\"%s\"\r\n",apn);
 8003e58:	4603      	mov	r3, r0
 8003e5a:	4a09      	ldr	r2, [pc, #36]	; (8003e80 <moduleSetApn+0x2c>)
 8003e5c:	2140      	movs	r1, #64	; 0x40
 8003e5e:	4668      	mov	r0, sp
 8003e60:	f000 f8c4 	bl	8003fec <sniprintf>
	if(executeATCmd(cmdBuffer, "OK\r\n", 300) == 0)
 8003e64:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e68:	4906      	ldr	r1, [pc, #24]	; (8003e84 <moduleSetApn+0x30>)
 8003e6a:	4668      	mov	r0, sp
 8003e6c:	f7ff ff7c 	bl	8003d68 <executeATCmd>
 8003e70:	3000      	adds	r0, #0
 8003e72:	bf18      	it	ne
 8003e74:	2001      	movne	r0, #1
	{
		return 0;
	}
	return -1;
}
 8003e76:	4240      	negs	r0, r0
 8003e78:	b011      	add	sp, #68	; 0x44
 8003e7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e7e:	bf00      	nop
 8003e80:	08004987 	.word	0x08004987
 8003e84:	080049a0 	.word	0x080049a0

08003e88 <modulePPPDial>:

int modulePPPDial(void)
{
 8003e88:	b508      	push	{r3, lr}
 return (executeATCmd("ATD*99#\r\n", "CONNECT\r\n", 300) == 0) ? 0 : -1;
 8003e8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e8e:	4904      	ldr	r1, [pc, #16]	; (8003ea0 <modulePPPDial+0x18>)
 8003e90:	4804      	ldr	r0, [pc, #16]	; (8003ea4 <modulePPPDial+0x1c>)
 8003e92:	f7ff ff69 	bl	8003d68 <executeATCmd>
 8003e96:	3000      	adds	r0, #0
 8003e98:	bf18      	it	ne
 8003e9a:	2001      	movne	r0, #1
}
 8003e9c:	4240      	negs	r0, r0
 8003e9e:	bd08      	pop	{r3, pc}
 8003ea0:	08004973 	.word	0x08004973
 8003ea4:	0800497d 	.word	0x0800497d

08003ea8 <moduleInit>:

int moduleInit(void)
{
 8003ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t connect_count = 0;
	moduleHwResetAndPowerUp();
 8003eaa:	f7ff ff27 	bl	8003cfc <moduleHwResetAndPowerUp>
MODULE_CONNECT_RETRY:
	if(moduleCheckGsmNetwork() != 0)
	{
		MODULE_DEBUG("Unable to Register SIM");
 8003eae:	4e16      	ldr	r6, [pc, #88]	; (8003f08 <moduleInit+0x60>)
 8003eb0:	4d16      	ldr	r5, [pc, #88]	; (8003f0c <moduleInit+0x64>)
	}
	moduleCheckGprsNetwork();
	if(moduleSetApn("www") != 0)
 8003eb2:	4f17      	ldr	r7, [pc, #92]	; (8003f10 <moduleInit+0x68>)
	moduleHwResetAndPowerUp();
 8003eb4:	2405      	movs	r4, #5
	if(moduleCheckGsmNetwork() != 0)
 8003eb6:	f7ff ff9d 	bl	8003df4 <moduleCheckGsmNetwork>
 8003eba:	b138      	cbz	r0, 8003ecc <moduleInit+0x24>
		MODULE_DEBUG("Unable to Register SIM");
 8003ebc:	2116      	movs	r1, #22
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	f7ff fc74 	bl	80037ac <printMsg>
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	4628      	mov	r0, r5
 8003ec8:	f7ff fc70 	bl	80037ac <printMsg>
	moduleCheckGprsNetwork();
 8003ecc:	f7ff ffaa 	bl	8003e24 <moduleCheckGprsNetwork>
	if(moduleSetApn("www") != 0)
 8003ed0:	4638      	mov	r0, r7
 8003ed2:	f7ff ffbf 	bl	8003e54 <moduleSetApn>
 8003ed6:	b138      	cbz	r0, 8003ee8 <moduleInit+0x40>
	{
		MODULE_DEBUG("Unable to set APN");
 8003ed8:	2111      	movs	r1, #17
 8003eda:	480e      	ldr	r0, [pc, #56]	; (8003f14 <moduleInit+0x6c>)
 8003edc:	f7ff fc66 	bl	80037ac <printMsg>
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	f7ff fc62 	bl	80037ac <printMsg>
	}
	if(modulePPPDial() != 0)
 8003ee8:	f7ff ffce 	bl	8003e88 <modulePPPDial>
 8003eec:	b148      	cbz	r0, 8003f02 <moduleInit+0x5a>
	{
		connect_count++;
		if(connect_count < 5)
 8003eee:	3c01      	subs	r4, #1
 8003ef0:	d1e1      	bne.n	8003eb6 <moduleInit+0xe>
			goto MODULE_CONNECT_RETRY;
		else
			MODULE_DEBUG("*************************PPP DIAL FAILED*********************************");
 8003ef2:	2149      	movs	r1, #73	; 0x49
 8003ef4:	4808      	ldr	r0, [pc, #32]	; (8003f18 <moduleInit+0x70>)
 8003ef6:	f7ff fc59 	bl	80037ac <printMsg>
 8003efa:	2101      	movs	r1, #1
 8003efc:	4803      	ldr	r0, [pc, #12]	; (8003f0c <moduleInit+0x64>)
 8003efe:	f7ff fc55 	bl	80037ac <printMsg>
	}
	return 0;
}
 8003f02:	2000      	movs	r0, #0
 8003f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f06:	bf00      	nop
 8003f08:	080048fc 	.word	0x080048fc
 8003f0c:	0800499e 	.word	0x0800499e
 8003f10:	08004913 	.word	0x08004913
 8003f14:	08004917 	.word	0x08004917
 8003f18:	08004929 	.word	0x08004929

08003f1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003f20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f22:	e003      	b.n	8003f2c <LoopCopyDataInit>

08003f24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f24:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003f26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f2a:	3104      	adds	r1, #4

08003f2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f2c:	480b      	ldr	r0, [pc, #44]	; (8003f5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003f2e:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003f30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f34:	d3f6      	bcc.n	8003f24 <CopyDataInit>
  ldr  r2, =_sbss
 8003f36:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003f38:	e002      	b.n	8003f40 <LoopFillZerobss>

08003f3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003f3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003f3c:	f842 3b04 	str.w	r3, [r2], #4

08003f40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003f42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f44:	d3f9      	bcc.n	8003f3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f46:	f7ff fe7f 	bl	8003c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f4a:	f000 f817 	bl	8003f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f4e:	f7ff fca5 	bl	800389c <main>
  bx  lr    
 8003f52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f54:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003f58:	080049e8 	.word	0x080049e8
  ldr  r0, =_sdata
 8003f5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003f60:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8003f64:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8003f68:	20004b38 	.word	0x20004b38

08003f6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f6c:	e7fe      	b.n	8003f6c <ADC_IRQHandler>
	...

08003f70 <__errno>:
 8003f70:	4b01      	ldr	r3, [pc, #4]	; (8003f78 <__errno+0x8>)
 8003f72:	6818      	ldr	r0, [r3, #0]
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	2000000c 	.word	0x2000000c

08003f7c <__libc_init_array>:
 8003f7c:	b570      	push	{r4, r5, r6, lr}
 8003f7e:	4e0d      	ldr	r6, [pc, #52]	; (8003fb4 <__libc_init_array+0x38>)
 8003f80:	4c0d      	ldr	r4, [pc, #52]	; (8003fb8 <__libc_init_array+0x3c>)
 8003f82:	1ba4      	subs	r4, r4, r6
 8003f84:	10a4      	asrs	r4, r4, #2
 8003f86:	2500      	movs	r5, #0
 8003f88:	42a5      	cmp	r5, r4
 8003f8a:	d109      	bne.n	8003fa0 <__libc_init_array+0x24>
 8003f8c:	4e0b      	ldr	r6, [pc, #44]	; (8003fbc <__libc_init_array+0x40>)
 8003f8e:	4c0c      	ldr	r4, [pc, #48]	; (8003fc0 <__libc_init_array+0x44>)
 8003f90:	f000 fc68 	bl	8004864 <_init>
 8003f94:	1ba4      	subs	r4, r4, r6
 8003f96:	10a4      	asrs	r4, r4, #2
 8003f98:	2500      	movs	r5, #0
 8003f9a:	42a5      	cmp	r5, r4
 8003f9c:	d105      	bne.n	8003faa <__libc_init_array+0x2e>
 8003f9e:	bd70      	pop	{r4, r5, r6, pc}
 8003fa0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fa4:	4798      	blx	r3
 8003fa6:	3501      	adds	r5, #1
 8003fa8:	e7ee      	b.n	8003f88 <__libc_init_array+0xc>
 8003faa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fae:	4798      	blx	r3
 8003fb0:	3501      	adds	r5, #1
 8003fb2:	e7f2      	b.n	8003f9a <__libc_init_array+0x1e>
 8003fb4:	080049e0 	.word	0x080049e0
 8003fb8:	080049e0 	.word	0x080049e0
 8003fbc:	080049e0 	.word	0x080049e0
 8003fc0:	080049e4 	.word	0x080049e4

08003fc4 <memcpy>:
 8003fc4:	b510      	push	{r4, lr}
 8003fc6:	1e43      	subs	r3, r0, #1
 8003fc8:	440a      	add	r2, r1
 8003fca:	4291      	cmp	r1, r2
 8003fcc:	d100      	bne.n	8003fd0 <memcpy+0xc>
 8003fce:	bd10      	pop	{r4, pc}
 8003fd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fd8:	e7f7      	b.n	8003fca <memcpy+0x6>

08003fda <memset>:
 8003fda:	4402      	add	r2, r0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d100      	bne.n	8003fe4 <memset+0xa>
 8003fe2:	4770      	bx	lr
 8003fe4:	f803 1b01 	strb.w	r1, [r3], #1
 8003fe8:	e7f9      	b.n	8003fde <memset+0x4>
	...

08003fec <sniprintf>:
 8003fec:	b40c      	push	{r2, r3}
 8003fee:	b530      	push	{r4, r5, lr}
 8003ff0:	4b17      	ldr	r3, [pc, #92]	; (8004050 <sniprintf+0x64>)
 8003ff2:	1e0c      	subs	r4, r1, #0
 8003ff4:	b09d      	sub	sp, #116	; 0x74
 8003ff6:	681d      	ldr	r5, [r3, #0]
 8003ff8:	da08      	bge.n	800400c <sniprintf+0x20>
 8003ffa:	238b      	movs	r3, #139	; 0x8b
 8003ffc:	602b      	str	r3, [r5, #0]
 8003ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8004002:	b01d      	add	sp, #116	; 0x74
 8004004:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004008:	b002      	add	sp, #8
 800400a:	4770      	bx	lr
 800400c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004010:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004014:	bf14      	ite	ne
 8004016:	f104 33ff 	addne.w	r3, r4, #4294967295
 800401a:	4623      	moveq	r3, r4
 800401c:	9304      	str	r3, [sp, #16]
 800401e:	9307      	str	r3, [sp, #28]
 8004020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004024:	9002      	str	r0, [sp, #8]
 8004026:	9006      	str	r0, [sp, #24]
 8004028:	f8ad 3016 	strh.w	r3, [sp, #22]
 800402c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800402e:	ab21      	add	r3, sp, #132	; 0x84
 8004030:	a902      	add	r1, sp, #8
 8004032:	4628      	mov	r0, r5
 8004034:	9301      	str	r3, [sp, #4]
 8004036:	f000 f883 	bl	8004140 <_svfiprintf_r>
 800403a:	1c43      	adds	r3, r0, #1
 800403c:	bfbc      	itt	lt
 800403e:	238b      	movlt	r3, #139	; 0x8b
 8004040:	602b      	strlt	r3, [r5, #0]
 8004042:	2c00      	cmp	r4, #0
 8004044:	d0dd      	beq.n	8004002 <sniprintf+0x16>
 8004046:	9b02      	ldr	r3, [sp, #8]
 8004048:	2200      	movs	r2, #0
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e7d9      	b.n	8004002 <sniprintf+0x16>
 800404e:	bf00      	nop
 8004050:	2000000c 	.word	0x2000000c

08004054 <strstr>:
 8004054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004056:	7803      	ldrb	r3, [r0, #0]
 8004058:	b133      	cbz	r3, 8004068 <strstr+0x14>
 800405a:	4603      	mov	r3, r0
 800405c:	4618      	mov	r0, r3
 800405e:	1c5e      	adds	r6, r3, #1
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	b933      	cbnz	r3, 8004072 <strstr+0x1e>
 8004064:	4618      	mov	r0, r3
 8004066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004068:	780b      	ldrb	r3, [r1, #0]
 800406a:	2b00      	cmp	r3, #0
 800406c:	bf18      	it	ne
 800406e:	2000      	movne	r0, #0
 8004070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004072:	1e4d      	subs	r5, r1, #1
 8004074:	1e44      	subs	r4, r0, #1
 8004076:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800407a:	2a00      	cmp	r2, #0
 800407c:	d0f3      	beq.n	8004066 <strstr+0x12>
 800407e:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8004082:	4297      	cmp	r7, r2
 8004084:	4633      	mov	r3, r6
 8004086:	d0f6      	beq.n	8004076 <strstr+0x22>
 8004088:	e7e8      	b.n	800405c <strstr+0x8>

0800408a <__ssputs_r>:
 800408a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800408e:	688e      	ldr	r6, [r1, #8]
 8004090:	429e      	cmp	r6, r3
 8004092:	4682      	mov	sl, r0
 8004094:	460c      	mov	r4, r1
 8004096:	4691      	mov	r9, r2
 8004098:	4698      	mov	r8, r3
 800409a:	d835      	bhi.n	8004108 <__ssputs_r+0x7e>
 800409c:	898a      	ldrh	r2, [r1, #12]
 800409e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80040a2:	d031      	beq.n	8004108 <__ssputs_r+0x7e>
 80040a4:	6825      	ldr	r5, [r4, #0]
 80040a6:	6909      	ldr	r1, [r1, #16]
 80040a8:	1a6f      	subs	r7, r5, r1
 80040aa:	6965      	ldr	r5, [r4, #20]
 80040ac:	2302      	movs	r3, #2
 80040ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040b2:	fb95 f5f3 	sdiv	r5, r5, r3
 80040b6:	f108 0301 	add.w	r3, r8, #1
 80040ba:	443b      	add	r3, r7
 80040bc:	429d      	cmp	r5, r3
 80040be:	bf38      	it	cc
 80040c0:	461d      	movcc	r5, r3
 80040c2:	0553      	lsls	r3, r2, #21
 80040c4:	d531      	bpl.n	800412a <__ssputs_r+0xa0>
 80040c6:	4629      	mov	r1, r5
 80040c8:	f000 fb2c 	bl	8004724 <_malloc_r>
 80040cc:	4606      	mov	r6, r0
 80040ce:	b950      	cbnz	r0, 80040e6 <__ssputs_r+0x5c>
 80040d0:	230c      	movs	r3, #12
 80040d2:	f8ca 3000 	str.w	r3, [sl]
 80040d6:	89a3      	ldrh	r3, [r4, #12]
 80040d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040dc:	81a3      	strh	r3, [r4, #12]
 80040de:	f04f 30ff 	mov.w	r0, #4294967295
 80040e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040e6:	463a      	mov	r2, r7
 80040e8:	6921      	ldr	r1, [r4, #16]
 80040ea:	f7ff ff6b 	bl	8003fc4 <memcpy>
 80040ee:	89a3      	ldrh	r3, [r4, #12]
 80040f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80040f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040f8:	81a3      	strh	r3, [r4, #12]
 80040fa:	6126      	str	r6, [r4, #16]
 80040fc:	6165      	str	r5, [r4, #20]
 80040fe:	443e      	add	r6, r7
 8004100:	1bed      	subs	r5, r5, r7
 8004102:	6026      	str	r6, [r4, #0]
 8004104:	60a5      	str	r5, [r4, #8]
 8004106:	4646      	mov	r6, r8
 8004108:	4546      	cmp	r6, r8
 800410a:	bf28      	it	cs
 800410c:	4646      	movcs	r6, r8
 800410e:	4632      	mov	r2, r6
 8004110:	4649      	mov	r1, r9
 8004112:	6820      	ldr	r0, [r4, #0]
 8004114:	f000 fa9e 	bl	8004654 <memmove>
 8004118:	68a3      	ldr	r3, [r4, #8]
 800411a:	1b9b      	subs	r3, r3, r6
 800411c:	60a3      	str	r3, [r4, #8]
 800411e:	6823      	ldr	r3, [r4, #0]
 8004120:	441e      	add	r6, r3
 8004122:	6026      	str	r6, [r4, #0]
 8004124:	2000      	movs	r0, #0
 8004126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800412a:	462a      	mov	r2, r5
 800412c:	f000 fb58 	bl	80047e0 <_realloc_r>
 8004130:	4606      	mov	r6, r0
 8004132:	2800      	cmp	r0, #0
 8004134:	d1e1      	bne.n	80040fa <__ssputs_r+0x70>
 8004136:	6921      	ldr	r1, [r4, #16]
 8004138:	4650      	mov	r0, sl
 800413a:	f000 faa5 	bl	8004688 <_free_r>
 800413e:	e7c7      	b.n	80040d0 <__ssputs_r+0x46>

08004140 <_svfiprintf_r>:
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	b09d      	sub	sp, #116	; 0x74
 8004146:	4680      	mov	r8, r0
 8004148:	9303      	str	r3, [sp, #12]
 800414a:	898b      	ldrh	r3, [r1, #12]
 800414c:	061c      	lsls	r4, r3, #24
 800414e:	460d      	mov	r5, r1
 8004150:	4616      	mov	r6, r2
 8004152:	d50f      	bpl.n	8004174 <_svfiprintf_r+0x34>
 8004154:	690b      	ldr	r3, [r1, #16]
 8004156:	b96b      	cbnz	r3, 8004174 <_svfiprintf_r+0x34>
 8004158:	2140      	movs	r1, #64	; 0x40
 800415a:	f000 fae3 	bl	8004724 <_malloc_r>
 800415e:	6028      	str	r0, [r5, #0]
 8004160:	6128      	str	r0, [r5, #16]
 8004162:	b928      	cbnz	r0, 8004170 <_svfiprintf_r+0x30>
 8004164:	230c      	movs	r3, #12
 8004166:	f8c8 3000 	str.w	r3, [r8]
 800416a:	f04f 30ff 	mov.w	r0, #4294967295
 800416e:	e0c5      	b.n	80042fc <_svfiprintf_r+0x1bc>
 8004170:	2340      	movs	r3, #64	; 0x40
 8004172:	616b      	str	r3, [r5, #20]
 8004174:	2300      	movs	r3, #0
 8004176:	9309      	str	r3, [sp, #36]	; 0x24
 8004178:	2320      	movs	r3, #32
 800417a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800417e:	2330      	movs	r3, #48	; 0x30
 8004180:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004184:	f04f 0b01 	mov.w	fp, #1
 8004188:	4637      	mov	r7, r6
 800418a:	463c      	mov	r4, r7
 800418c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004190:	2b00      	cmp	r3, #0
 8004192:	d13c      	bne.n	800420e <_svfiprintf_r+0xce>
 8004194:	ebb7 0a06 	subs.w	sl, r7, r6
 8004198:	d00b      	beq.n	80041b2 <_svfiprintf_r+0x72>
 800419a:	4653      	mov	r3, sl
 800419c:	4632      	mov	r2, r6
 800419e:	4629      	mov	r1, r5
 80041a0:	4640      	mov	r0, r8
 80041a2:	f7ff ff72 	bl	800408a <__ssputs_r>
 80041a6:	3001      	adds	r0, #1
 80041a8:	f000 80a3 	beq.w	80042f2 <_svfiprintf_r+0x1b2>
 80041ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041ae:	4453      	add	r3, sl
 80041b0:	9309      	str	r3, [sp, #36]	; 0x24
 80041b2:	783b      	ldrb	r3, [r7, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 809c 	beq.w	80042f2 <_svfiprintf_r+0x1b2>
 80041ba:	2300      	movs	r3, #0
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295
 80041c0:	9304      	str	r3, [sp, #16]
 80041c2:	9307      	str	r3, [sp, #28]
 80041c4:	9205      	str	r2, [sp, #20]
 80041c6:	9306      	str	r3, [sp, #24]
 80041c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041cc:	931a      	str	r3, [sp, #104]	; 0x68
 80041ce:	2205      	movs	r2, #5
 80041d0:	7821      	ldrb	r1, [r4, #0]
 80041d2:	4850      	ldr	r0, [pc, #320]	; (8004314 <_svfiprintf_r+0x1d4>)
 80041d4:	f7fc f804 	bl	80001e0 <memchr>
 80041d8:	1c67      	adds	r7, r4, #1
 80041da:	9b04      	ldr	r3, [sp, #16]
 80041dc:	b9d8      	cbnz	r0, 8004216 <_svfiprintf_r+0xd6>
 80041de:	06d9      	lsls	r1, r3, #27
 80041e0:	bf44      	itt	mi
 80041e2:	2220      	movmi	r2, #32
 80041e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80041e8:	071a      	lsls	r2, r3, #28
 80041ea:	bf44      	itt	mi
 80041ec:	222b      	movmi	r2, #43	; 0x2b
 80041ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80041f2:	7822      	ldrb	r2, [r4, #0]
 80041f4:	2a2a      	cmp	r2, #42	; 0x2a
 80041f6:	d016      	beq.n	8004226 <_svfiprintf_r+0xe6>
 80041f8:	9a07      	ldr	r2, [sp, #28]
 80041fa:	2100      	movs	r1, #0
 80041fc:	200a      	movs	r0, #10
 80041fe:	4627      	mov	r7, r4
 8004200:	3401      	adds	r4, #1
 8004202:	783b      	ldrb	r3, [r7, #0]
 8004204:	3b30      	subs	r3, #48	; 0x30
 8004206:	2b09      	cmp	r3, #9
 8004208:	d951      	bls.n	80042ae <_svfiprintf_r+0x16e>
 800420a:	b1c9      	cbz	r1, 8004240 <_svfiprintf_r+0x100>
 800420c:	e011      	b.n	8004232 <_svfiprintf_r+0xf2>
 800420e:	2b25      	cmp	r3, #37	; 0x25
 8004210:	d0c0      	beq.n	8004194 <_svfiprintf_r+0x54>
 8004212:	4627      	mov	r7, r4
 8004214:	e7b9      	b.n	800418a <_svfiprintf_r+0x4a>
 8004216:	4a3f      	ldr	r2, [pc, #252]	; (8004314 <_svfiprintf_r+0x1d4>)
 8004218:	1a80      	subs	r0, r0, r2
 800421a:	fa0b f000 	lsl.w	r0, fp, r0
 800421e:	4318      	orrs	r0, r3
 8004220:	9004      	str	r0, [sp, #16]
 8004222:	463c      	mov	r4, r7
 8004224:	e7d3      	b.n	80041ce <_svfiprintf_r+0x8e>
 8004226:	9a03      	ldr	r2, [sp, #12]
 8004228:	1d11      	adds	r1, r2, #4
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	9103      	str	r1, [sp, #12]
 800422e:	2a00      	cmp	r2, #0
 8004230:	db01      	blt.n	8004236 <_svfiprintf_r+0xf6>
 8004232:	9207      	str	r2, [sp, #28]
 8004234:	e004      	b.n	8004240 <_svfiprintf_r+0x100>
 8004236:	4252      	negs	r2, r2
 8004238:	f043 0302 	orr.w	r3, r3, #2
 800423c:	9207      	str	r2, [sp, #28]
 800423e:	9304      	str	r3, [sp, #16]
 8004240:	783b      	ldrb	r3, [r7, #0]
 8004242:	2b2e      	cmp	r3, #46	; 0x2e
 8004244:	d10e      	bne.n	8004264 <_svfiprintf_r+0x124>
 8004246:	787b      	ldrb	r3, [r7, #1]
 8004248:	2b2a      	cmp	r3, #42	; 0x2a
 800424a:	f107 0101 	add.w	r1, r7, #1
 800424e:	d132      	bne.n	80042b6 <_svfiprintf_r+0x176>
 8004250:	9b03      	ldr	r3, [sp, #12]
 8004252:	1d1a      	adds	r2, r3, #4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	9203      	str	r2, [sp, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	bfb8      	it	lt
 800425c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004260:	3702      	adds	r7, #2
 8004262:	9305      	str	r3, [sp, #20]
 8004264:	4c2c      	ldr	r4, [pc, #176]	; (8004318 <_svfiprintf_r+0x1d8>)
 8004266:	7839      	ldrb	r1, [r7, #0]
 8004268:	2203      	movs	r2, #3
 800426a:	4620      	mov	r0, r4
 800426c:	f7fb ffb8 	bl	80001e0 <memchr>
 8004270:	b138      	cbz	r0, 8004282 <_svfiprintf_r+0x142>
 8004272:	2340      	movs	r3, #64	; 0x40
 8004274:	1b00      	subs	r0, r0, r4
 8004276:	fa03 f000 	lsl.w	r0, r3, r0
 800427a:	9b04      	ldr	r3, [sp, #16]
 800427c:	4303      	orrs	r3, r0
 800427e:	9304      	str	r3, [sp, #16]
 8004280:	3701      	adds	r7, #1
 8004282:	7839      	ldrb	r1, [r7, #0]
 8004284:	4825      	ldr	r0, [pc, #148]	; (800431c <_svfiprintf_r+0x1dc>)
 8004286:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800428a:	2206      	movs	r2, #6
 800428c:	1c7e      	adds	r6, r7, #1
 800428e:	f7fb ffa7 	bl	80001e0 <memchr>
 8004292:	2800      	cmp	r0, #0
 8004294:	d035      	beq.n	8004302 <_svfiprintf_r+0x1c2>
 8004296:	4b22      	ldr	r3, [pc, #136]	; (8004320 <_svfiprintf_r+0x1e0>)
 8004298:	b9fb      	cbnz	r3, 80042da <_svfiprintf_r+0x19a>
 800429a:	9b03      	ldr	r3, [sp, #12]
 800429c:	3307      	adds	r3, #7
 800429e:	f023 0307 	bic.w	r3, r3, #7
 80042a2:	3308      	adds	r3, #8
 80042a4:	9303      	str	r3, [sp, #12]
 80042a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042a8:	444b      	add	r3, r9
 80042aa:	9309      	str	r3, [sp, #36]	; 0x24
 80042ac:	e76c      	b.n	8004188 <_svfiprintf_r+0x48>
 80042ae:	fb00 3202 	mla	r2, r0, r2, r3
 80042b2:	2101      	movs	r1, #1
 80042b4:	e7a3      	b.n	80041fe <_svfiprintf_r+0xbe>
 80042b6:	2300      	movs	r3, #0
 80042b8:	9305      	str	r3, [sp, #20]
 80042ba:	4618      	mov	r0, r3
 80042bc:	240a      	movs	r4, #10
 80042be:	460f      	mov	r7, r1
 80042c0:	3101      	adds	r1, #1
 80042c2:	783a      	ldrb	r2, [r7, #0]
 80042c4:	3a30      	subs	r2, #48	; 0x30
 80042c6:	2a09      	cmp	r2, #9
 80042c8:	d903      	bls.n	80042d2 <_svfiprintf_r+0x192>
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0ca      	beq.n	8004264 <_svfiprintf_r+0x124>
 80042ce:	9005      	str	r0, [sp, #20]
 80042d0:	e7c8      	b.n	8004264 <_svfiprintf_r+0x124>
 80042d2:	fb04 2000 	mla	r0, r4, r0, r2
 80042d6:	2301      	movs	r3, #1
 80042d8:	e7f1      	b.n	80042be <_svfiprintf_r+0x17e>
 80042da:	ab03      	add	r3, sp, #12
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	462a      	mov	r2, r5
 80042e0:	4b10      	ldr	r3, [pc, #64]	; (8004324 <_svfiprintf_r+0x1e4>)
 80042e2:	a904      	add	r1, sp, #16
 80042e4:	4640      	mov	r0, r8
 80042e6:	f3af 8000 	nop.w
 80042ea:	f1b0 3fff 	cmp.w	r0, #4294967295
 80042ee:	4681      	mov	r9, r0
 80042f0:	d1d9      	bne.n	80042a6 <_svfiprintf_r+0x166>
 80042f2:	89ab      	ldrh	r3, [r5, #12]
 80042f4:	065b      	lsls	r3, r3, #25
 80042f6:	f53f af38 	bmi.w	800416a <_svfiprintf_r+0x2a>
 80042fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042fc:	b01d      	add	sp, #116	; 0x74
 80042fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004302:	ab03      	add	r3, sp, #12
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	462a      	mov	r2, r5
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <_svfiprintf_r+0x1e4>)
 800430a:	a904      	add	r1, sp, #16
 800430c:	4640      	mov	r0, r8
 800430e:	f000 f881 	bl	8004414 <_printf_i>
 8004312:	e7ea      	b.n	80042ea <_svfiprintf_r+0x1aa>
 8004314:	080049a5 	.word	0x080049a5
 8004318:	080049ab 	.word	0x080049ab
 800431c:	080049af 	.word	0x080049af
 8004320:	00000000 	.word	0x00000000
 8004324:	0800408b 	.word	0x0800408b

08004328 <_printf_common>:
 8004328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800432c:	4691      	mov	r9, r2
 800432e:	461f      	mov	r7, r3
 8004330:	688a      	ldr	r2, [r1, #8]
 8004332:	690b      	ldr	r3, [r1, #16]
 8004334:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004338:	4293      	cmp	r3, r2
 800433a:	bfb8      	it	lt
 800433c:	4613      	movlt	r3, r2
 800433e:	f8c9 3000 	str.w	r3, [r9]
 8004342:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004346:	4606      	mov	r6, r0
 8004348:	460c      	mov	r4, r1
 800434a:	b112      	cbz	r2, 8004352 <_printf_common+0x2a>
 800434c:	3301      	adds	r3, #1
 800434e:	f8c9 3000 	str.w	r3, [r9]
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	0699      	lsls	r1, r3, #26
 8004356:	bf42      	ittt	mi
 8004358:	f8d9 3000 	ldrmi.w	r3, [r9]
 800435c:	3302      	addmi	r3, #2
 800435e:	f8c9 3000 	strmi.w	r3, [r9]
 8004362:	6825      	ldr	r5, [r4, #0]
 8004364:	f015 0506 	ands.w	r5, r5, #6
 8004368:	d107      	bne.n	800437a <_printf_common+0x52>
 800436a:	f104 0a19 	add.w	sl, r4, #25
 800436e:	68e3      	ldr	r3, [r4, #12]
 8004370:	f8d9 2000 	ldr.w	r2, [r9]
 8004374:	1a9b      	subs	r3, r3, r2
 8004376:	429d      	cmp	r5, r3
 8004378:	db29      	blt.n	80043ce <_printf_common+0xa6>
 800437a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800437e:	6822      	ldr	r2, [r4, #0]
 8004380:	3300      	adds	r3, #0
 8004382:	bf18      	it	ne
 8004384:	2301      	movne	r3, #1
 8004386:	0692      	lsls	r2, r2, #26
 8004388:	d42e      	bmi.n	80043e8 <_printf_common+0xc0>
 800438a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800438e:	4639      	mov	r1, r7
 8004390:	4630      	mov	r0, r6
 8004392:	47c0      	blx	r8
 8004394:	3001      	adds	r0, #1
 8004396:	d021      	beq.n	80043dc <_printf_common+0xb4>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	68e5      	ldr	r5, [r4, #12]
 800439c:	f8d9 2000 	ldr.w	r2, [r9]
 80043a0:	f003 0306 	and.w	r3, r3, #6
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	bf08      	it	eq
 80043a8:	1aad      	subeq	r5, r5, r2
 80043aa:	68a3      	ldr	r3, [r4, #8]
 80043ac:	6922      	ldr	r2, [r4, #16]
 80043ae:	bf0c      	ite	eq
 80043b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043b4:	2500      	movne	r5, #0
 80043b6:	4293      	cmp	r3, r2
 80043b8:	bfc4      	itt	gt
 80043ba:	1a9b      	subgt	r3, r3, r2
 80043bc:	18ed      	addgt	r5, r5, r3
 80043be:	f04f 0900 	mov.w	r9, #0
 80043c2:	341a      	adds	r4, #26
 80043c4:	454d      	cmp	r5, r9
 80043c6:	d11b      	bne.n	8004400 <_printf_common+0xd8>
 80043c8:	2000      	movs	r0, #0
 80043ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ce:	2301      	movs	r3, #1
 80043d0:	4652      	mov	r2, sl
 80043d2:	4639      	mov	r1, r7
 80043d4:	4630      	mov	r0, r6
 80043d6:	47c0      	blx	r8
 80043d8:	3001      	adds	r0, #1
 80043da:	d103      	bne.n	80043e4 <_printf_common+0xbc>
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295
 80043e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e4:	3501      	adds	r5, #1
 80043e6:	e7c2      	b.n	800436e <_printf_common+0x46>
 80043e8:	18e1      	adds	r1, r4, r3
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	2030      	movs	r0, #48	; 0x30
 80043ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80043f2:	4422      	add	r2, r4
 80043f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043fc:	3302      	adds	r3, #2
 80043fe:	e7c4      	b.n	800438a <_printf_common+0x62>
 8004400:	2301      	movs	r3, #1
 8004402:	4622      	mov	r2, r4
 8004404:	4639      	mov	r1, r7
 8004406:	4630      	mov	r0, r6
 8004408:	47c0      	blx	r8
 800440a:	3001      	adds	r0, #1
 800440c:	d0e6      	beq.n	80043dc <_printf_common+0xb4>
 800440e:	f109 0901 	add.w	r9, r9, #1
 8004412:	e7d7      	b.n	80043c4 <_printf_common+0x9c>

08004414 <_printf_i>:
 8004414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004418:	4617      	mov	r7, r2
 800441a:	7e0a      	ldrb	r2, [r1, #24]
 800441c:	b085      	sub	sp, #20
 800441e:	2a6e      	cmp	r2, #110	; 0x6e
 8004420:	4698      	mov	r8, r3
 8004422:	4606      	mov	r6, r0
 8004424:	460c      	mov	r4, r1
 8004426:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004428:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800442c:	f000 80bc 	beq.w	80045a8 <_printf_i+0x194>
 8004430:	d81a      	bhi.n	8004468 <_printf_i+0x54>
 8004432:	2a63      	cmp	r2, #99	; 0x63
 8004434:	d02e      	beq.n	8004494 <_printf_i+0x80>
 8004436:	d80a      	bhi.n	800444e <_printf_i+0x3a>
 8004438:	2a00      	cmp	r2, #0
 800443a:	f000 80c8 	beq.w	80045ce <_printf_i+0x1ba>
 800443e:	2a58      	cmp	r2, #88	; 0x58
 8004440:	f000 808a 	beq.w	8004558 <_printf_i+0x144>
 8004444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004448:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800444c:	e02a      	b.n	80044a4 <_printf_i+0x90>
 800444e:	2a64      	cmp	r2, #100	; 0x64
 8004450:	d001      	beq.n	8004456 <_printf_i+0x42>
 8004452:	2a69      	cmp	r2, #105	; 0x69
 8004454:	d1f6      	bne.n	8004444 <_printf_i+0x30>
 8004456:	6821      	ldr	r1, [r4, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800445e:	d023      	beq.n	80044a8 <_printf_i+0x94>
 8004460:	1d11      	adds	r1, r2, #4
 8004462:	6019      	str	r1, [r3, #0]
 8004464:	6813      	ldr	r3, [r2, #0]
 8004466:	e027      	b.n	80044b8 <_printf_i+0xa4>
 8004468:	2a73      	cmp	r2, #115	; 0x73
 800446a:	f000 80b4 	beq.w	80045d6 <_printf_i+0x1c2>
 800446e:	d808      	bhi.n	8004482 <_printf_i+0x6e>
 8004470:	2a6f      	cmp	r2, #111	; 0x6f
 8004472:	d02a      	beq.n	80044ca <_printf_i+0xb6>
 8004474:	2a70      	cmp	r2, #112	; 0x70
 8004476:	d1e5      	bne.n	8004444 <_printf_i+0x30>
 8004478:	680a      	ldr	r2, [r1, #0]
 800447a:	f042 0220 	orr.w	r2, r2, #32
 800447e:	600a      	str	r2, [r1, #0]
 8004480:	e003      	b.n	800448a <_printf_i+0x76>
 8004482:	2a75      	cmp	r2, #117	; 0x75
 8004484:	d021      	beq.n	80044ca <_printf_i+0xb6>
 8004486:	2a78      	cmp	r2, #120	; 0x78
 8004488:	d1dc      	bne.n	8004444 <_printf_i+0x30>
 800448a:	2278      	movs	r2, #120	; 0x78
 800448c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004490:	496e      	ldr	r1, [pc, #440]	; (800464c <_printf_i+0x238>)
 8004492:	e064      	b.n	800455e <_printf_i+0x14a>
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800449a:	1d11      	adds	r1, r2, #4
 800449c:	6019      	str	r1, [r3, #0]
 800449e:	6813      	ldr	r3, [r2, #0]
 80044a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0a3      	b.n	80045f0 <_printf_i+0x1dc>
 80044a8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80044ac:	f102 0104 	add.w	r1, r2, #4
 80044b0:	6019      	str	r1, [r3, #0]
 80044b2:	d0d7      	beq.n	8004464 <_printf_i+0x50>
 80044b4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	da03      	bge.n	80044c4 <_printf_i+0xb0>
 80044bc:	222d      	movs	r2, #45	; 0x2d
 80044be:	425b      	negs	r3, r3
 80044c0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80044c4:	4962      	ldr	r1, [pc, #392]	; (8004650 <_printf_i+0x23c>)
 80044c6:	220a      	movs	r2, #10
 80044c8:	e017      	b.n	80044fa <_printf_i+0xe6>
 80044ca:	6820      	ldr	r0, [r4, #0]
 80044cc:	6819      	ldr	r1, [r3, #0]
 80044ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80044d2:	d003      	beq.n	80044dc <_printf_i+0xc8>
 80044d4:	1d08      	adds	r0, r1, #4
 80044d6:	6018      	str	r0, [r3, #0]
 80044d8:	680b      	ldr	r3, [r1, #0]
 80044da:	e006      	b.n	80044ea <_printf_i+0xd6>
 80044dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044e0:	f101 0004 	add.w	r0, r1, #4
 80044e4:	6018      	str	r0, [r3, #0]
 80044e6:	d0f7      	beq.n	80044d8 <_printf_i+0xc4>
 80044e8:	880b      	ldrh	r3, [r1, #0]
 80044ea:	4959      	ldr	r1, [pc, #356]	; (8004650 <_printf_i+0x23c>)
 80044ec:	2a6f      	cmp	r2, #111	; 0x6f
 80044ee:	bf14      	ite	ne
 80044f0:	220a      	movne	r2, #10
 80044f2:	2208      	moveq	r2, #8
 80044f4:	2000      	movs	r0, #0
 80044f6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80044fa:	6865      	ldr	r5, [r4, #4]
 80044fc:	60a5      	str	r5, [r4, #8]
 80044fe:	2d00      	cmp	r5, #0
 8004500:	f2c0 809c 	blt.w	800463c <_printf_i+0x228>
 8004504:	6820      	ldr	r0, [r4, #0]
 8004506:	f020 0004 	bic.w	r0, r0, #4
 800450a:	6020      	str	r0, [r4, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d13f      	bne.n	8004590 <_printf_i+0x17c>
 8004510:	2d00      	cmp	r5, #0
 8004512:	f040 8095 	bne.w	8004640 <_printf_i+0x22c>
 8004516:	4675      	mov	r5, lr
 8004518:	2a08      	cmp	r2, #8
 800451a:	d10b      	bne.n	8004534 <_printf_i+0x120>
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	07da      	lsls	r2, r3, #31
 8004520:	d508      	bpl.n	8004534 <_printf_i+0x120>
 8004522:	6923      	ldr	r3, [r4, #16]
 8004524:	6862      	ldr	r2, [r4, #4]
 8004526:	429a      	cmp	r2, r3
 8004528:	bfde      	ittt	le
 800452a:	2330      	movle	r3, #48	; 0x30
 800452c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004530:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004534:	ebae 0305 	sub.w	r3, lr, r5
 8004538:	6123      	str	r3, [r4, #16]
 800453a:	f8cd 8000 	str.w	r8, [sp]
 800453e:	463b      	mov	r3, r7
 8004540:	aa03      	add	r2, sp, #12
 8004542:	4621      	mov	r1, r4
 8004544:	4630      	mov	r0, r6
 8004546:	f7ff feef 	bl	8004328 <_printf_common>
 800454a:	3001      	adds	r0, #1
 800454c:	d155      	bne.n	80045fa <_printf_i+0x1e6>
 800454e:	f04f 30ff 	mov.w	r0, #4294967295
 8004552:	b005      	add	sp, #20
 8004554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004558:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800455c:	493c      	ldr	r1, [pc, #240]	; (8004650 <_printf_i+0x23c>)
 800455e:	6822      	ldr	r2, [r4, #0]
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004566:	f100 0504 	add.w	r5, r0, #4
 800456a:	601d      	str	r5, [r3, #0]
 800456c:	d001      	beq.n	8004572 <_printf_i+0x15e>
 800456e:	6803      	ldr	r3, [r0, #0]
 8004570:	e002      	b.n	8004578 <_printf_i+0x164>
 8004572:	0655      	lsls	r5, r2, #25
 8004574:	d5fb      	bpl.n	800456e <_printf_i+0x15a>
 8004576:	8803      	ldrh	r3, [r0, #0]
 8004578:	07d0      	lsls	r0, r2, #31
 800457a:	bf44      	itt	mi
 800457c:	f042 0220 	orrmi.w	r2, r2, #32
 8004580:	6022      	strmi	r2, [r4, #0]
 8004582:	b91b      	cbnz	r3, 800458c <_printf_i+0x178>
 8004584:	6822      	ldr	r2, [r4, #0]
 8004586:	f022 0220 	bic.w	r2, r2, #32
 800458a:	6022      	str	r2, [r4, #0]
 800458c:	2210      	movs	r2, #16
 800458e:	e7b1      	b.n	80044f4 <_printf_i+0xe0>
 8004590:	4675      	mov	r5, lr
 8004592:	fbb3 f0f2 	udiv	r0, r3, r2
 8004596:	fb02 3310 	mls	r3, r2, r0, r3
 800459a:	5ccb      	ldrb	r3, [r1, r3]
 800459c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80045a0:	4603      	mov	r3, r0
 80045a2:	2800      	cmp	r0, #0
 80045a4:	d1f5      	bne.n	8004592 <_printf_i+0x17e>
 80045a6:	e7b7      	b.n	8004518 <_printf_i+0x104>
 80045a8:	6808      	ldr	r0, [r1, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	6949      	ldr	r1, [r1, #20]
 80045ae:	f010 0f80 	tst.w	r0, #128	; 0x80
 80045b2:	d004      	beq.n	80045be <_printf_i+0x1aa>
 80045b4:	1d10      	adds	r0, r2, #4
 80045b6:	6018      	str	r0, [r3, #0]
 80045b8:	6813      	ldr	r3, [r2, #0]
 80045ba:	6019      	str	r1, [r3, #0]
 80045bc:	e007      	b.n	80045ce <_printf_i+0x1ba>
 80045be:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045c2:	f102 0004 	add.w	r0, r2, #4
 80045c6:	6018      	str	r0, [r3, #0]
 80045c8:	6813      	ldr	r3, [r2, #0]
 80045ca:	d0f6      	beq.n	80045ba <_printf_i+0x1a6>
 80045cc:	8019      	strh	r1, [r3, #0]
 80045ce:	2300      	movs	r3, #0
 80045d0:	6123      	str	r3, [r4, #16]
 80045d2:	4675      	mov	r5, lr
 80045d4:	e7b1      	b.n	800453a <_printf_i+0x126>
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	1d11      	adds	r1, r2, #4
 80045da:	6019      	str	r1, [r3, #0]
 80045dc:	6815      	ldr	r5, [r2, #0]
 80045de:	6862      	ldr	r2, [r4, #4]
 80045e0:	2100      	movs	r1, #0
 80045e2:	4628      	mov	r0, r5
 80045e4:	f7fb fdfc 	bl	80001e0 <memchr>
 80045e8:	b108      	cbz	r0, 80045ee <_printf_i+0x1da>
 80045ea:	1b40      	subs	r0, r0, r5
 80045ec:	6060      	str	r0, [r4, #4]
 80045ee:	6863      	ldr	r3, [r4, #4]
 80045f0:	6123      	str	r3, [r4, #16]
 80045f2:	2300      	movs	r3, #0
 80045f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045f8:	e79f      	b.n	800453a <_printf_i+0x126>
 80045fa:	6923      	ldr	r3, [r4, #16]
 80045fc:	462a      	mov	r2, r5
 80045fe:	4639      	mov	r1, r7
 8004600:	4630      	mov	r0, r6
 8004602:	47c0      	blx	r8
 8004604:	3001      	adds	r0, #1
 8004606:	d0a2      	beq.n	800454e <_printf_i+0x13a>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	079b      	lsls	r3, r3, #30
 800460c:	d507      	bpl.n	800461e <_printf_i+0x20a>
 800460e:	2500      	movs	r5, #0
 8004610:	f104 0919 	add.w	r9, r4, #25
 8004614:	68e3      	ldr	r3, [r4, #12]
 8004616:	9a03      	ldr	r2, [sp, #12]
 8004618:	1a9b      	subs	r3, r3, r2
 800461a:	429d      	cmp	r5, r3
 800461c:	db05      	blt.n	800462a <_printf_i+0x216>
 800461e:	68e0      	ldr	r0, [r4, #12]
 8004620:	9b03      	ldr	r3, [sp, #12]
 8004622:	4298      	cmp	r0, r3
 8004624:	bfb8      	it	lt
 8004626:	4618      	movlt	r0, r3
 8004628:	e793      	b.n	8004552 <_printf_i+0x13e>
 800462a:	2301      	movs	r3, #1
 800462c:	464a      	mov	r2, r9
 800462e:	4639      	mov	r1, r7
 8004630:	4630      	mov	r0, r6
 8004632:	47c0      	blx	r8
 8004634:	3001      	adds	r0, #1
 8004636:	d08a      	beq.n	800454e <_printf_i+0x13a>
 8004638:	3501      	adds	r5, #1
 800463a:	e7eb      	b.n	8004614 <_printf_i+0x200>
 800463c:	2b00      	cmp	r3, #0
 800463e:	d1a7      	bne.n	8004590 <_printf_i+0x17c>
 8004640:	780b      	ldrb	r3, [r1, #0]
 8004642:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004646:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800464a:	e765      	b.n	8004518 <_printf_i+0x104>
 800464c:	080049c7 	.word	0x080049c7
 8004650:	080049b6 	.word	0x080049b6

08004654 <memmove>:
 8004654:	4288      	cmp	r0, r1
 8004656:	b510      	push	{r4, lr}
 8004658:	eb01 0302 	add.w	r3, r1, r2
 800465c:	d803      	bhi.n	8004666 <memmove+0x12>
 800465e:	1e42      	subs	r2, r0, #1
 8004660:	4299      	cmp	r1, r3
 8004662:	d10c      	bne.n	800467e <memmove+0x2a>
 8004664:	bd10      	pop	{r4, pc}
 8004666:	4298      	cmp	r0, r3
 8004668:	d2f9      	bcs.n	800465e <memmove+0xa>
 800466a:	1881      	adds	r1, r0, r2
 800466c:	1ad2      	subs	r2, r2, r3
 800466e:	42d3      	cmn	r3, r2
 8004670:	d100      	bne.n	8004674 <memmove+0x20>
 8004672:	bd10      	pop	{r4, pc}
 8004674:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004678:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800467c:	e7f7      	b.n	800466e <memmove+0x1a>
 800467e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004682:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004686:	e7eb      	b.n	8004660 <memmove+0xc>

08004688 <_free_r>:
 8004688:	b538      	push	{r3, r4, r5, lr}
 800468a:	4605      	mov	r5, r0
 800468c:	2900      	cmp	r1, #0
 800468e:	d045      	beq.n	800471c <_free_r+0x94>
 8004690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004694:	1f0c      	subs	r4, r1, #4
 8004696:	2b00      	cmp	r3, #0
 8004698:	bfb8      	it	lt
 800469a:	18e4      	addlt	r4, r4, r3
 800469c:	f000 f8d6 	bl	800484c <__malloc_lock>
 80046a0:	4a1f      	ldr	r2, [pc, #124]	; (8004720 <_free_r+0x98>)
 80046a2:	6813      	ldr	r3, [r2, #0]
 80046a4:	4610      	mov	r0, r2
 80046a6:	b933      	cbnz	r3, 80046b6 <_free_r+0x2e>
 80046a8:	6063      	str	r3, [r4, #4]
 80046aa:	6014      	str	r4, [r2, #0]
 80046ac:	4628      	mov	r0, r5
 80046ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046b2:	f000 b8cc 	b.w	800484e <__malloc_unlock>
 80046b6:	42a3      	cmp	r3, r4
 80046b8:	d90c      	bls.n	80046d4 <_free_r+0x4c>
 80046ba:	6821      	ldr	r1, [r4, #0]
 80046bc:	1862      	adds	r2, r4, r1
 80046be:	4293      	cmp	r3, r2
 80046c0:	bf04      	itt	eq
 80046c2:	681a      	ldreq	r2, [r3, #0]
 80046c4:	685b      	ldreq	r3, [r3, #4]
 80046c6:	6063      	str	r3, [r4, #4]
 80046c8:	bf04      	itt	eq
 80046ca:	1852      	addeq	r2, r2, r1
 80046cc:	6022      	streq	r2, [r4, #0]
 80046ce:	6004      	str	r4, [r0, #0]
 80046d0:	e7ec      	b.n	80046ac <_free_r+0x24>
 80046d2:	4613      	mov	r3, r2
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	b10a      	cbz	r2, 80046dc <_free_r+0x54>
 80046d8:	42a2      	cmp	r2, r4
 80046da:	d9fa      	bls.n	80046d2 <_free_r+0x4a>
 80046dc:	6819      	ldr	r1, [r3, #0]
 80046de:	1858      	adds	r0, r3, r1
 80046e0:	42a0      	cmp	r0, r4
 80046e2:	d10b      	bne.n	80046fc <_free_r+0x74>
 80046e4:	6820      	ldr	r0, [r4, #0]
 80046e6:	4401      	add	r1, r0
 80046e8:	1858      	adds	r0, r3, r1
 80046ea:	4282      	cmp	r2, r0
 80046ec:	6019      	str	r1, [r3, #0]
 80046ee:	d1dd      	bne.n	80046ac <_free_r+0x24>
 80046f0:	6810      	ldr	r0, [r2, #0]
 80046f2:	6852      	ldr	r2, [r2, #4]
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	4401      	add	r1, r0
 80046f8:	6019      	str	r1, [r3, #0]
 80046fa:	e7d7      	b.n	80046ac <_free_r+0x24>
 80046fc:	d902      	bls.n	8004704 <_free_r+0x7c>
 80046fe:	230c      	movs	r3, #12
 8004700:	602b      	str	r3, [r5, #0]
 8004702:	e7d3      	b.n	80046ac <_free_r+0x24>
 8004704:	6820      	ldr	r0, [r4, #0]
 8004706:	1821      	adds	r1, r4, r0
 8004708:	428a      	cmp	r2, r1
 800470a:	bf04      	itt	eq
 800470c:	6811      	ldreq	r1, [r2, #0]
 800470e:	6852      	ldreq	r2, [r2, #4]
 8004710:	6062      	str	r2, [r4, #4]
 8004712:	bf04      	itt	eq
 8004714:	1809      	addeq	r1, r1, r0
 8004716:	6021      	streq	r1, [r4, #0]
 8004718:	605c      	str	r4, [r3, #4]
 800471a:	e7c7      	b.n	80046ac <_free_r+0x24>
 800471c:	bd38      	pop	{r3, r4, r5, pc}
 800471e:	bf00      	nop
 8004720:	20004994 	.word	0x20004994

08004724 <_malloc_r>:
 8004724:	b570      	push	{r4, r5, r6, lr}
 8004726:	1ccd      	adds	r5, r1, #3
 8004728:	f025 0503 	bic.w	r5, r5, #3
 800472c:	3508      	adds	r5, #8
 800472e:	2d0c      	cmp	r5, #12
 8004730:	bf38      	it	cc
 8004732:	250c      	movcc	r5, #12
 8004734:	2d00      	cmp	r5, #0
 8004736:	4606      	mov	r6, r0
 8004738:	db01      	blt.n	800473e <_malloc_r+0x1a>
 800473a:	42a9      	cmp	r1, r5
 800473c:	d903      	bls.n	8004746 <_malloc_r+0x22>
 800473e:	230c      	movs	r3, #12
 8004740:	6033      	str	r3, [r6, #0]
 8004742:	2000      	movs	r0, #0
 8004744:	bd70      	pop	{r4, r5, r6, pc}
 8004746:	f000 f881 	bl	800484c <__malloc_lock>
 800474a:	4a23      	ldr	r2, [pc, #140]	; (80047d8 <_malloc_r+0xb4>)
 800474c:	6814      	ldr	r4, [r2, #0]
 800474e:	4621      	mov	r1, r4
 8004750:	b991      	cbnz	r1, 8004778 <_malloc_r+0x54>
 8004752:	4c22      	ldr	r4, [pc, #136]	; (80047dc <_malloc_r+0xb8>)
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	b91b      	cbnz	r3, 8004760 <_malloc_r+0x3c>
 8004758:	4630      	mov	r0, r6
 800475a:	f000 f867 	bl	800482c <_sbrk_r>
 800475e:	6020      	str	r0, [r4, #0]
 8004760:	4629      	mov	r1, r5
 8004762:	4630      	mov	r0, r6
 8004764:	f000 f862 	bl	800482c <_sbrk_r>
 8004768:	1c43      	adds	r3, r0, #1
 800476a:	d126      	bne.n	80047ba <_malloc_r+0x96>
 800476c:	230c      	movs	r3, #12
 800476e:	6033      	str	r3, [r6, #0]
 8004770:	4630      	mov	r0, r6
 8004772:	f000 f86c 	bl	800484e <__malloc_unlock>
 8004776:	e7e4      	b.n	8004742 <_malloc_r+0x1e>
 8004778:	680b      	ldr	r3, [r1, #0]
 800477a:	1b5b      	subs	r3, r3, r5
 800477c:	d41a      	bmi.n	80047b4 <_malloc_r+0x90>
 800477e:	2b0b      	cmp	r3, #11
 8004780:	d90f      	bls.n	80047a2 <_malloc_r+0x7e>
 8004782:	600b      	str	r3, [r1, #0]
 8004784:	50cd      	str	r5, [r1, r3]
 8004786:	18cc      	adds	r4, r1, r3
 8004788:	4630      	mov	r0, r6
 800478a:	f000 f860 	bl	800484e <__malloc_unlock>
 800478e:	f104 000b 	add.w	r0, r4, #11
 8004792:	1d23      	adds	r3, r4, #4
 8004794:	f020 0007 	bic.w	r0, r0, #7
 8004798:	1ac3      	subs	r3, r0, r3
 800479a:	d01b      	beq.n	80047d4 <_malloc_r+0xb0>
 800479c:	425a      	negs	r2, r3
 800479e:	50e2      	str	r2, [r4, r3]
 80047a0:	bd70      	pop	{r4, r5, r6, pc}
 80047a2:	428c      	cmp	r4, r1
 80047a4:	bf0d      	iteet	eq
 80047a6:	6863      	ldreq	r3, [r4, #4]
 80047a8:	684b      	ldrne	r3, [r1, #4]
 80047aa:	6063      	strne	r3, [r4, #4]
 80047ac:	6013      	streq	r3, [r2, #0]
 80047ae:	bf18      	it	ne
 80047b0:	460c      	movne	r4, r1
 80047b2:	e7e9      	b.n	8004788 <_malloc_r+0x64>
 80047b4:	460c      	mov	r4, r1
 80047b6:	6849      	ldr	r1, [r1, #4]
 80047b8:	e7ca      	b.n	8004750 <_malloc_r+0x2c>
 80047ba:	1cc4      	adds	r4, r0, #3
 80047bc:	f024 0403 	bic.w	r4, r4, #3
 80047c0:	42a0      	cmp	r0, r4
 80047c2:	d005      	beq.n	80047d0 <_malloc_r+0xac>
 80047c4:	1a21      	subs	r1, r4, r0
 80047c6:	4630      	mov	r0, r6
 80047c8:	f000 f830 	bl	800482c <_sbrk_r>
 80047cc:	3001      	adds	r0, #1
 80047ce:	d0cd      	beq.n	800476c <_malloc_r+0x48>
 80047d0:	6025      	str	r5, [r4, #0]
 80047d2:	e7d9      	b.n	8004788 <_malloc_r+0x64>
 80047d4:	bd70      	pop	{r4, r5, r6, pc}
 80047d6:	bf00      	nop
 80047d8:	20004994 	.word	0x20004994
 80047dc:	20004998 	.word	0x20004998

080047e0 <_realloc_r>:
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	4607      	mov	r7, r0
 80047e4:	4614      	mov	r4, r2
 80047e6:	460e      	mov	r6, r1
 80047e8:	b921      	cbnz	r1, 80047f4 <_realloc_r+0x14>
 80047ea:	4611      	mov	r1, r2
 80047ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80047f0:	f7ff bf98 	b.w	8004724 <_malloc_r>
 80047f4:	b922      	cbnz	r2, 8004800 <_realloc_r+0x20>
 80047f6:	f7ff ff47 	bl	8004688 <_free_r>
 80047fa:	4625      	mov	r5, r4
 80047fc:	4628      	mov	r0, r5
 80047fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004800:	f000 f826 	bl	8004850 <_malloc_usable_size_r>
 8004804:	4284      	cmp	r4, r0
 8004806:	d90f      	bls.n	8004828 <_realloc_r+0x48>
 8004808:	4621      	mov	r1, r4
 800480a:	4638      	mov	r0, r7
 800480c:	f7ff ff8a 	bl	8004724 <_malloc_r>
 8004810:	4605      	mov	r5, r0
 8004812:	2800      	cmp	r0, #0
 8004814:	d0f2      	beq.n	80047fc <_realloc_r+0x1c>
 8004816:	4631      	mov	r1, r6
 8004818:	4622      	mov	r2, r4
 800481a:	f7ff fbd3 	bl	8003fc4 <memcpy>
 800481e:	4631      	mov	r1, r6
 8004820:	4638      	mov	r0, r7
 8004822:	f7ff ff31 	bl	8004688 <_free_r>
 8004826:	e7e9      	b.n	80047fc <_realloc_r+0x1c>
 8004828:	4635      	mov	r5, r6
 800482a:	e7e7      	b.n	80047fc <_realloc_r+0x1c>

0800482c <_sbrk_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4c06      	ldr	r4, [pc, #24]	; (8004848 <_sbrk_r+0x1c>)
 8004830:	2300      	movs	r3, #0
 8004832:	4605      	mov	r5, r0
 8004834:	4608      	mov	r0, r1
 8004836:	6023      	str	r3, [r4, #0]
 8004838:	f7ff f9ec 	bl	8003c14 <_sbrk>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_sbrk_r+0x1a>
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	b103      	cbz	r3, 8004846 <_sbrk_r+0x1a>
 8004844:	602b      	str	r3, [r5, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	20004b34 	.word	0x20004b34

0800484c <__malloc_lock>:
 800484c:	4770      	bx	lr

0800484e <__malloc_unlock>:
 800484e:	4770      	bx	lr

08004850 <_malloc_usable_size_r>:
 8004850:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004854:	2800      	cmp	r0, #0
 8004856:	f1a0 0004 	sub.w	r0, r0, #4
 800485a:	bfbc      	itt	lt
 800485c:	580b      	ldrlt	r3, [r1, r0]
 800485e:	18c0      	addlt	r0, r0, r3
 8004860:	4770      	bx	lr
	...

08004864 <_init>:
 8004864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004866:	bf00      	nop
 8004868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800486a:	bc08      	pop	{r3}
 800486c:	469e      	mov	lr, r3
 800486e:	4770      	bx	lr

08004870 <_fini>:
 8004870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004872:	bf00      	nop
 8004874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004876:	bc08      	pop	{r3}
 8004878:	469e      	mov	lr, r3
 800487a:	4770      	bx	lr
