
trace_top
#########



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/cvs_trace/rtl/trace_top.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 50-105

Source file: `cvs_trace/rtl/trace_top.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/cvs_trace/rtl/trace_top.vhdl>`_


	 