5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd elsif1.3.vcd -o elsif1.3.cdd -v elsif1.3.v
3 0 $root $root NA 0 0 1
3 0 main main elsif1.3.v 1 26 1
2 1 5 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 3 30004 1 0 0 0 1 1 2
1 b 3 830007 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u0 main.$u0 elsif1.3.v 0 15 1
2 2 13 50008 1 0 20004 0 0 1 4 0
2 3 13 10001 0 1 400 0 0 b
2 4 13 10008 1 37 11006 2 3
2 5 14 50008 1 0 20008 0 0 1 4 1
2 6 14 10001 0 1 400 0 0 b
2 7 14 10008 1 37 a 5 6
4 7 0 0
4 4 7 7
3 1 main.$u1 main.$u1 elsif1.3.v 0 24 1
