<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FCROVU: CMSIS_Device</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FCROVU
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___c_m_s_i_s___device.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">CMSIS_Device</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:group__stm32f301x8" id="r_group__stm32f301x8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f301x8.html">Stm32f301x8</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f302x8" id="r_group__stm32f302x8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f302x8.html">Stm32f302x8</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f302xc" id="r_group__stm32f302xc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f302xc.html">Stm32f302xc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f302xe" id="r_group__stm32f302xe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f302xe.html">Stm32f302xe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f303x8" id="r_group__stm32f303x8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f303x8.html">Stm32f303x8</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f303xc" id="r_group__stm32f303xc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f303xc.html">Stm32f303xc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f303xe" id="r_group__stm32f303xe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f303xe.html">Stm32f303xe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f318xx" id="r_group__stm32f318xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f318xx.html">Stm32f318xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f328xx" id="r_group__stm32f328xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f328xx.html">Stm32f328xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f334x8" id="r_group__stm32f334x8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f334x8.html">Stm32f334x8</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f358xx" id="r_group__stm32f358xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f358xx.html">Stm32f358xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f373xc" id="r_group__stm32f373xc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f373xc.html">Stm32f373xc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f378xx" id="r_group__stm32f378xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f378xx.html">Stm32f378xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__stm32f398xx" id="r_group__stm32f398xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f398xx.html">Stm32f398xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gadd06351bbb4cf771125247d62b145d75" id="r_gadd06351bbb4cf771125247d62b145d75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></td></tr>
<tr class="separator:gadd06351bbb4cf771125247d62b145d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d24b9deed83e90a2ff96c95ba94934" id="r_ga78d24b9deed83e90a2ff96c95ba94934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></td></tr>
<tr class="separator:ga78d24b9deed83e90a2ff96c95ba94934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6126350919b341bfb13c0b24b30dc22a" id="r_ga6126350919b341bfb13c0b24b30dc22a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></td></tr>
<tr class="separator:ga6126350919b341bfb13c0b24b30dc22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a83116e2176d7197fc4b7d0eb08609" id="r_ga40a83116e2176d7197fc4b7d0eb08609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40a83116e2176d7197fc4b7d0eb08609">ADC_TypeDef::CFGR</a></td></tr>
<tr class="separator:ga40a83116e2176d7197fc4b7d0eb08609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf740868b36d8ec3898c3567f2cfaac63" id="r_gaf740868b36d8ec3898c3567f2cfaac63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf740868b36d8ec3898c3567f2cfaac63">ADC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:gaf740868b36d8ec3898c3567f2cfaac63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73009a8122fcc628f467a4e997109347" id="r_ga73009a8122fcc628f467a4e997109347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></td></tr>
<tr class="separator:ga73009a8122fcc628f467a4e997109347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e68fe36c4c8fbbac294b5496ccf7130" id="r_ga9e68fe36c4c8fbbac294b5496ccf7130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></td></tr>
<tr class="separator:ga9e68fe36c4c8fbbac294b5496ccf7130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d49ecc780f3fd305613ecf4f817f80" id="r_ga54d49ecc780f3fd305613ecf4f817f80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga54d49ecc780f3fd305613ecf4f817f80">ADC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga54d49ecc780f3fd305613ecf4f817f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052b985734ae89cc566b5eebcbccb790" id="r_ga052b985734ae89cc566b5eebcbccb790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga052b985734ae89cc566b5eebcbccb790">ADC_TypeDef::TR1</a></td></tr>
<tr class="separator:ga052b985734ae89cc566b5eebcbccb790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12d65ad51bd7bd8218b247a89e3c1b8" id="r_gaf12d65ad51bd7bd8218b247a89e3c1b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf12d65ad51bd7bd8218b247a89e3c1b8">ADC_TypeDef::TR2</a></td></tr>
<tr class="separator:gaf12d65ad51bd7bd8218b247a89e3c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8c3abfca538d1846ee561af9ef9f22" id="r_gaae8c3abfca538d1846ee561af9ef9f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae8c3abfca538d1846ee561af9ef9f22">ADC_TypeDef::TR3</a></td></tr>
<tr class="separator:gaae8c3abfca538d1846ee561af9ef9f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30aca300e6a05f1afa16406770c0dd52" id="r_ga30aca300e6a05f1afa16406770c0dd52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30aca300e6a05f1afa16406770c0dd52">ADC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga30aca300e6a05f1afa16406770c0dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0185aa54962ba987f192154fb7a2d673" id="r_ga0185aa54962ba987f192154fb7a2d673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></td></tr>
<tr class="separator:ga0185aa54962ba987f192154fb7a2d673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6e55e6c667042e5a46a76518b73d5a" id="r_ga6b6e55e6c667042e5a46a76518b73d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></td></tr>
<tr class="separator:ga6b6e55e6c667042e5a46a76518b73d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dbdba74c4d3559157392109af68fc6" id="r_ga51dbdba74c4d3559157392109af68fc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></td></tr>
<tr class="separator:ga51dbdba74c4d3559157392109af68fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66c9816c1ca151a6ec728ec55655264" id="r_gab66c9816c1ca151a6ec728ec55655264"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab66c9816c1ca151a6ec728ec55655264">ADC_TypeDef::SQR4</a></td></tr>
<tr class="separator:gab66c9816c1ca151a6ec728ec55655264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84114accead82bd11a0e12a429cdfed9" id="r_ga84114accead82bd11a0e12a429cdfed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></td></tr>
<tr class="separator:ga84114accead82bd11a0e12a429cdfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ffd02fea1594fdd917132e217e466a" id="r_gad4ffd02fea1594fdd917132e217e466a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad4ffd02fea1594fdd917132e217e466a">ADC_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gad4ffd02fea1594fdd917132e217e466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09db4799beea24a29003049cd0c37c0f" id="r_ga09db4799beea24a29003049cd0c37c0f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga09db4799beea24a29003049cd0c37c0f">ADC_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga09db4799beea24a29003049cd0c37c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5438a76a93ac1bd2526e92ef298dc193" id="r_ga5438a76a93ac1bd2526e92ef298dc193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></td></tr>
<tr class="separator:ga5438a76a93ac1bd2526e92ef298dc193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b1498cfa49c4ba915c4ce22c83c3d2" id="r_gae7b1498cfa49c4ba915c4ce22c83c3d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae7b1498cfa49c4ba915c4ce22c83c3d2">ADC_TypeDef::RESERVED5</a> [4]</td></tr>
<tr class="separator:gae7b1498cfa49c4ba915c4ce22c83c3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97988c41c381690e8a38fec8d2d24ca5" id="r_ga97988c41c381690e8a38fec8d2d24ca5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97988c41c381690e8a38fec8d2d24ca5">ADC_TypeDef::OFR1</a></td></tr>
<tr class="separator:ga97988c41c381690e8a38fec8d2d24ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae446fdae782b6dd059e348fc877681a6" id="r_gae446fdae782b6dd059e348fc877681a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae446fdae782b6dd059e348fc877681a6">ADC_TypeDef::OFR2</a></td></tr>
<tr class="separator:gae446fdae782b6dd059e348fc877681a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23083f97baee16e0002366547c8cb5ea" id="r_ga23083f97baee16e0002366547c8cb5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga23083f97baee16e0002366547c8cb5ea">ADC_TypeDef::OFR3</a></td></tr>
<tr class="separator:ga23083f97baee16e0002366547c8cb5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232fcdf46374a9c267c2a6533a777fac" id="r_ga232fcdf46374a9c267c2a6533a777fac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga232fcdf46374a9c267c2a6533a777fac">ADC_TypeDef::OFR4</a></td></tr>
<tr class="separator:ga232fcdf46374a9c267c2a6533a777fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a8fe66152df1974d0901ca713c37b5" id="r_gad8a8fe66152df1974d0901ca713c37b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad8a8fe66152df1974d0901ca713c37b5">ADC_TypeDef::RESERVED6</a> [4]</td></tr>
<tr class="separator:gad8a8fe66152df1974d0901ca713c37b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b0a79a9e4a9d5b0a24d7285cf55bdc" id="r_gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></td></tr>
<tr class="separator:gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898b87cab4f099bcca981cc4c9318b51" id="r_ga898b87cab4f099bcca981cc4c9318b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></td></tr>
<tr class="separator:ga898b87cab4f099bcca981cc4c9318b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40999cd0a255ef62b2340e2726695063" id="r_ga40999cd0a255ef62b2340e2726695063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></td></tr>
<tr class="separator:ga40999cd0a255ef62b2340e2726695063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae6e9d688b16ef350878998f5e21c0b" id="r_gabae6e9d688b16ef350878998f5e21c0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></td></tr>
<tr class="separator:gabae6e9d688b16ef350878998f5e21c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e7f4d293c623d365e060a922c7863e" id="r_gac8e7f4d293c623d365e060a922c7863e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac8e7f4d293c623d365e060a922c7863e">ADC_TypeDef::RESERVED7</a> [4]</td></tr>
<tr class="separator:gac8e7f4d293c623d365e060a922c7863e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a34c693903ef6ac7326ed02582fdcf" id="r_ga02a34c693903ef6ac7326ed02582fdcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga02a34c693903ef6ac7326ed02582fdcf">ADC_TypeDef::AWD2CR</a></td></tr>
<tr class="separator:ga02a34c693903ef6ac7326ed02582fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be9b42a9cf52d1b6776c2cfa439592f" id="r_ga3be9b42a9cf52d1b6776c2cfa439592f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3be9b42a9cf52d1b6776c2cfa439592f">ADC_TypeDef::AWD3CR</a></td></tr>
<tr class="separator:ga3be9b42a9cf52d1b6776c2cfa439592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba5631f55ff82a9a375d4b0e6b63467" id="r_ga0ba5631f55ff82a9a375d4b0e6b63467"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0ba5631f55ff82a9a375d4b0e6b63467">ADC_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:ga0ba5631f55ff82a9a375d4b0e6b63467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35454801a099515a661b1fee41e4736b" id="r_ga35454801a099515a661b1fee41e4736b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga35454801a099515a661b1fee41e4736b">ADC_TypeDef::RESERVED9</a></td></tr>
<tr class="separator:ga35454801a099515a661b1fee41e4736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c97f0e1681230af109fddac27de9271" id="r_ga6c97f0e1681230af109fddac27de9271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c97f0e1681230af109fddac27de9271">ADC_TypeDef::DIFSEL</a></td></tr>
<tr class="separator:ga6c97f0e1681230af109fddac27de9271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685111833b5ed05fa8199fcac1f404b6" id="r_ga685111833b5ed05fa8199fcac1f404b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga685111833b5ed05fa8199fcac1f404b6">ADC_TypeDef::CALFACT</a></td></tr>
<tr class="separator:ga685111833b5ed05fa8199fcac1f404b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38e24f600f9e134a54a0c43b976a4f4" id="r_gac38e24f600f9e134a54a0c43b976a4f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></td></tr>
<tr class="separator:gac38e24f600f9e134a54a0c43b976a4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5206a0915a426980291c55c79db38890" id="r_ga5206a0915a426980291c55c79db38890"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5206a0915a426980291c55c79db38890">ADC_Common_TypeDef::RESERVED</a></td></tr>
<tr class="separator:ga5206a0915a426980291c55c79db38890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6d4af7571a1bad2fec9e7b53733277" id="r_gaee6d4af7571a1bad2fec9e7b53733277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></td></tr>
<tr class="separator:gaee6d4af7571a1bad2fec9e7b53733277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7399bf70f677ef5de46a3038f414e1" id="r_ga6f7399bf70f677ef5de46a3038f414e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></td></tr>
<tr class="separator:ga6f7399bf70f677ef5de46a3038f414e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab894a4f70da24aa3c39b2c9a3790cbf8" id="r_gab894a4f70da24aa3c39b2c9a3790cbf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab894a4f70da24aa3c39b2c9a3790cbf8">COMP_TypeDef::CSR</a></td></tr>
<tr class="separator:gab894a4f70da24aa3c39b2c9a3790cbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cb22870dbb9001241cec694994e5ef" id="r_ga50cb22870dbb9001241cec694994e5ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></td></tr>
<tr class="separator:ga50cb22870dbb9001241cec694994e5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84e8694cd4b5375ee533c2d875c3b5a" id="r_gad84e8694cd4b5375ee533c2d875c3b5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></td></tr>
<tr class="separator:gad84e8694cd4b5375ee533c2d875c3b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dfd1730dba65041550ef55a44db87c" id="r_ga70dfd1730dba65041550ef55a44db87c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga70dfd1730dba65041550ef55a44db87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b205c6e25b1808ac016db2356b3021d" id="r_ga8b205c6e25b1808ac016db2356b3021d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga8b205c6e25b1808ac016db2356b3021d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33fa5c173e1c102e6d0242fe60e569f" id="r_gaf33fa5c173e1c102e6d0242fe60e569f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></td></tr>
<tr class="separator:gaf33fa5c173e1c102e6d0242fe60e569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd260a7d589d62975619a42f9a6abe4" id="r_ga4dd260a7d589d62975619a42f9a6abe4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4dd260a7d589d62975619a42f9a6abe4">CRC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga4dd260a7d589d62975619a42f9a6abe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13639f272f5093e184d726ed5a8945a3" id="r_ga13639f272f5093e184d726ed5a8945a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga13639f272f5093e184d726ed5a8945a3">CRC_TypeDef::INIT</a></td></tr>
<tr class="separator:ga13639f272f5093e184d726ed5a8945a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6a8675609cee77ff162e575cfc74e8" id="r_ga0a6a8675609cee77ff162e575cfc74e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a6a8675609cee77ff162e575cfc74e8">CRC_TypeDef::POL</a></td></tr>
<tr class="separator:ga0a6a8675609cee77ff162e575cfc74e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394324f0b573837ca15a87127b2a37ea" id="r_ga394324f0b573837ca15a87127b2a37ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></td></tr>
<tr class="separator:ga394324f0b573837ca15a87127b2a37ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb66068a1ebee1179574dda20206b6" id="r_ga4ccb66068a1ebee1179574dda20206b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></td></tr>
<tr class="separator:ga4ccb66068a1ebee1179574dda20206b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfd2855cdb81939b4efc58e08aaf3e5" id="r_gafbfd2855cdb81939b4efc58e08aaf3e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></td></tr>
<tr class="separator:gafbfd2855cdb81939b4efc58e08aaf3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb63912e39085e3e13d64bdb0cf38bd" id="r_ga5eb63912e39085e3e13d64bdb0cf38bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></td></tr>
<tr class="separator:ga5eb63912e39085e3e13d64bdb0cf38bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a382d341fb608a04390bacb8c00b0f0" id="r_ga3a382d341fb608a04390bacb8c00b0f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></td></tr>
<tr class="separator:ga3a382d341fb608a04390bacb8c00b0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b05f073bbd937260710d82c585b6e72" id="r_ga6b05f073bbd937260710d82c585b6e72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b05f073bbd937260710d82c585b6e72">DAC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga6b05f073bbd937260710d82c585b6e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3884a187c996dbb2187d499e9545c71b" id="r_ga3884a187c996dbb2187d499e9545c71b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3884a187c996dbb2187d499e9545c71b">DAC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga3884a187c996dbb2187d499e9545c71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f17a61ef72cf59de0dc86dcf605493" id="r_ga01f17a61ef72cf59de0dc86dcf605493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga01f17a61ef72cf59de0dc86dcf605493">DAC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga01f17a61ef72cf59de0dc86dcf605493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa5cc9fe0cc9eb594d703bdc9d9abd9" id="r_gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></td></tr>
<tr class="separator:gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4d055e3697999b44cdcf2702d79d40" id="r_gaea4d055e3697999b44cdcf2702d79d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></td></tr>
<tr class="separator:gaea4d055e3697999b44cdcf2702d79d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f8d95bbf0ce3a53cb79506d5bf995a" id="r_ga03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></td></tr>
<tr class="separator:ga03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b4f0b0d2a376f729c8d7acf47864c3" id="r_ga50b4f0b0d2a376f729c8d7acf47864c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></td></tr>
<tr class="separator:ga50b4f0b0d2a376f729c8d7acf47864c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d94b775439cfb7b6684cbc45ab70d3" id="r_gad2d94b775439cfb7b6684cbc45ab70d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2d94b775439cfb7b6684cbc45ab70d3">DAC_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gad2d94b775439cfb7b6684cbc45ab70d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3fd83d6ed8b2d90b471db4509b0e70" id="r_ga1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></td></tr>
<tr class="separator:ga1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc3561c124d06bb57dfa855e43ed99f" id="r_ga0cc3561c124d06bb57dfa855e43ed99f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></td></tr>
<tr class="separator:ga0cc3561c124d06bb57dfa855e43ed99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15981828f2b915d38570cf6684e99a53" id="r_ga15981828f2b915d38570cf6684e99a53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></td></tr>
<tr class="separator:ga15981828f2b915d38570cf6684e99a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac341c7e09cd5224327eeb7d9f122bed" id="r_gaac341c7e09cd5224327eeb7d9f122bed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></td></tr>
<tr class="separator:gaac341c7e09cd5224327eeb7d9f122bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f892d86367dbe786964b14bc515a6" id="r_ga011f892d86367dbe786964b14bc515a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></td></tr>
<tr class="separator:ga011f892d86367dbe786964b14bc515a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4938d438293f76ff6d9a262715c23eb" id="r_gaa4938d438293f76ff6d9a262715c23eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></td></tr>
<tr class="separator:gaa4938d438293f76ff6d9a262715c23eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c675e412fb96e38b6b4630b88c5676" id="r_gaf1c675e412fb96e38b6b4630b88c5676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></td></tr>
<tr class="separator:gaf1c675e412fb96e38b6b4630b88c5676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce1c9c2742eaaa0e97ddbb3a06154cc" id="r_ga8ce1c9c2742eaaa0e97ddbb3a06154cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></td></tr>
<tr class="separator:ga8ce1c9c2742eaaa0e97ddbb3a06154cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9886b5f9e0edaf5ced3d1870b33ad7" id="r_ga7a9886b5f9e0edaf5ced3d1870b33ad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></td></tr>
<tr class="separator:ga7a9886b5f9e0edaf5ced3d1870b33ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341a859df2f59bf6c0f7a000ab8734b" id="r_gaa341a859df2f59bf6c0f7a000ab8734b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></td></tr>
<tr class="separator:gaa341a859df2f59bf6c0f7a000ab8734b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30576220ca1968e61666d92092e8911e" id="r_ga30576220ca1968e61666d92092e8911e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></td></tr>
<tr class="separator:ga30576220ca1968e61666d92092e8911e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d061db586d4a5aa646b68495a8e6a4" id="r_ga17d061db586d4a5aa646b68495a8e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></td></tr>
<tr class="separator:ga17d061db586d4a5aa646b68495a8e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5bff67bf9499933959df7eb91a1bd6" id="r_ga9c5bff67bf9499933959df7eb91a1bd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></td></tr>
<tr class="separator:ga9c5bff67bf9499933959df7eb91a1bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac019d211d8c880b327a1b90a06cc0675" id="r_gac019d211d8c880b327a1b90a06cc0675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></td></tr>
<tr class="separator:gac019d211d8c880b327a1b90a06cc0675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee667dc148250bbf37fdc66dc4a9874d" id="r_gaee667dc148250bbf37fdc66dc4a9874d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></td></tr>
<tr class="separator:gaee667dc148250bbf37fdc66dc4a9874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1f538e64ee90918cd158b808f5d4de" id="r_ga5c1f538e64ee90918cd158b808f5d4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></td></tr>
<tr class="separator:ga5c1f538e64ee90918cd158b808f5d4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133294b87dbe6a01e8d9584338abc39a" id="r_ga133294b87dbe6a01e8d9584338abc39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></td></tr>
<tr class="separator:ga133294b87dbe6a01e8d9584338abc39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022f7a6ab98b1cf66443e0af882122ef" id="r_ga022f7a6ab98b1cf66443e0af882122ef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga022f7a6ab98b1cf66443e0af882122ef">EXTI_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga022f7a6ab98b1cf66443e0af882122ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89cc25b732d7992ed136ee137ddd7d4" id="r_gae89cc25b732d7992ed136ee137ddd7d4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae89cc25b732d7992ed136ee137ddd7d4">EXTI_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gae89cc25b732d7992ed136ee137ddd7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6bf1df9ad8ca71ac21d19a1a9c9375" id="r_ga0d6bf1df9ad8ca71ac21d19a1a9c9375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0d6bf1df9ad8ca71ac21d19a1a9c9375">EXTI_TypeDef::IMR2</a></td></tr>
<tr class="separator:ga0d6bf1df9ad8ca71ac21d19a1a9c9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36eec4d67b3fb7a34fe555be763e2347" id="r_ga36eec4d67b3fb7a34fe555be763e2347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga36eec4d67b3fb7a34fe555be763e2347">EXTI_TypeDef::EMR2</a></td></tr>
<tr class="separator:ga36eec4d67b3fb7a34fe555be763e2347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9670b69baeb2f676b54403a6fd7482dc" id="r_ga9670b69baeb2f676b54403a6fd7482dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9670b69baeb2f676b54403a6fd7482dc">EXTI_TypeDef::RTSR2</a></td></tr>
<tr class="separator:ga9670b69baeb2f676b54403a6fd7482dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518a0f964908240ac335bf137c2097f3" id="r_ga518a0f964908240ac335bf137c2097f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga518a0f964908240ac335bf137c2097f3">EXTI_TypeDef::FTSR2</a></td></tr>
<tr class="separator:ga518a0f964908240ac335bf137c2097f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac537696dafad0997c5ebc4f4d21abd16" id="r_gac537696dafad0997c5ebc4f4d21abd16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac537696dafad0997c5ebc4f4d21abd16">EXTI_TypeDef::SWIER2</a></td></tr>
<tr class="separator:gac537696dafad0997c5ebc4f4d21abd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a4f12449826cb6aeceed7ee6253752" id="r_ga70a4f12449826cb6aeceed7ee6253752"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga70a4f12449826cb6aeceed7ee6253752">EXTI_TypeDef::PR2</a></td></tr>
<tr class="separator:ga70a4f12449826cb6aeceed7ee6253752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf432a8a8948613f4f66fcace5d2e5fe" id="r_gaaf432a8a8948613f4f66fcace5d2e5fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></td></tr>
<tr class="separator:gaaf432a8a8948613f4f66fcace5d2e5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802e9a26a89b44decd2d32d97f729dd3" id="r_ga802e9a26a89b44decd2d32d97f729dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></td></tr>
<tr class="separator:ga802e9a26a89b44decd2d32d97f729dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793cd13a4636c9785fdb99316f7fd7ab" id="r_ga793cd13a4636c9785fdb99316f7fd7ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></td></tr>
<tr class="separator:ga793cd13a4636c9785fdb99316f7fd7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c4943c64904227a559bf6f14ce4de6" id="r_ga52c4943c64904227a559bf6f14ce4de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></td></tr>
<tr class="separator:ga52c4943c64904227a559bf6f14ce4de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7919306d0e032a855200420a57f884d7" id="r_ga7919306d0e032a855200420a57f884d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></td></tr>
<tr class="separator:ga7919306d0e032a855200420a57f884d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd77bc29038841798b4b63c5cecdb9d" id="r_ga9cd77bc29038841798b4b63c5cecdb9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9cd77bc29038841798b4b63c5cecdb9d">FLASH_TypeDef::AR</a></td></tr>
<tr class="separator:ga9cd77bc29038841798b4b63c5cecdb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcd52ab6fff5b2e6843ad029509913a" id="r_ga0fcd52ab6fff5b2e6843ad029509913a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0fcd52ab6fff5b2e6843ad029509913a">FLASH_TypeDef::RESERVED</a></td></tr>
<tr class="separator:ga0fcd52ab6fff5b2e6843ad029509913a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dece1e3b3185456afe34c3dc6add2e" id="r_ga24dece1e3b3185456afe34c3dc6add2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga24dece1e3b3185456afe34c3dc6add2e">FLASH_TypeDef::OBR</a></td></tr>
<tr class="separator:ga24dece1e3b3185456afe34c3dc6add2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1889c0e17d868ab991f267ceb9dbb4b" id="r_gac1889c0e17d868ab991f267ceb9dbb4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac1889c0e17d868ab991f267ceb9dbb4b">FLASH_TypeDef::WRPR</a></td></tr>
<tr class="separator:gac1889c0e17d868ab991f267ceb9dbb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f9ae594003c39cc27f147e29a130bb" id="r_gad9f9ae594003c39cc27f147e29a130bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad9f9ae594003c39cc27f147e29a130bb">OB_TypeDef::RDP</a></td></tr>
<tr class="separator:gad9f9ae594003c39cc27f147e29a130bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0292062a80446c97dac24604bd8ed8e" id="r_gab0292062a80446c97dac24604bd8ed8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0292062a80446c97dac24604bd8ed8e">OB_TypeDef::USER</a></td></tr>
<tr class="separator:gab0292062a80446c97dac24604bd8ed8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e5d3b9fc64cb13b76935ce60798bf5" id="r_ga47e5d3b9fc64cb13b76935ce60798bf5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga47e5d3b9fc64cb13b76935ce60798bf5">OB_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga47e5d3b9fc64cb13b76935ce60798bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f74fcb5eb1a543bc4ec85434bccb2f" id="r_gac9f74fcb5eb1a543bc4ec85434bccb2f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac9f74fcb5eb1a543bc4ec85434bccb2f">OB_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:gac9f74fcb5eb1a543bc4ec85434bccb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee93898f092604a871e52d64560e7a9" id="r_gacee93898f092604a871e52d64560e7a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacee93898f092604a871e52d64560e7a9">OB_TypeDef::WRP0</a></td></tr>
<tr class="separator:gacee93898f092604a871e52d64560e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad397993d8c149a64e3f2a8bc7ecdf1c5" id="r_gad397993d8c149a64e3f2a8bc7ecdf1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad397993d8c149a64e3f2a8bc7ecdf1c5">OB_TypeDef::WRP1</a></td></tr>
<tr class="separator:gad397993d8c149a64e3f2a8bc7ecdf1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475b2347222db8e35d7ade1a881ca31c" id="r_ga475b2347222db8e35d7ade1a881ca31c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga475b2347222db8e35d7ade1a881ca31c">OB_TypeDef::WRP2</a></td></tr>
<tr class="separator:ga475b2347222db8e35d7ade1a881ca31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bdaebc42e051ff9911eb88dad75f92" id="r_gab8bdaebc42e051ff9911eb88dad75f92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab8bdaebc42e051ff9911eb88dad75f92">OB_TypeDef::WRP3</a></td></tr>
<tr class="separator:gab8bdaebc42e051ff9911eb88dad75f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2505d096b6b650f1647b8e0ff8b196b" id="r_gac2505d096b6b650f1647b8e0ff8b196b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></td></tr>
<tr class="separator:gac2505d096b6b650f1647b8e0ff8b196b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910885e4d881c3a459dd11640237107f" id="r_ga910885e4d881c3a459dd11640237107f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></td></tr>
<tr class="separator:ga910885e4d881c3a459dd11640237107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d233d720f18ae2050f9131fa6faf7c6" id="r_ga0d233d720f18ae2050f9131fa6faf7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></td></tr>
<tr class="separator:ga0d233d720f18ae2050f9131fa6faf7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ada3bfbe891e2efc1e06bda4c8014e" id="r_ga44ada3bfbe891e2efc1e06bda4c8014e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></td></tr>
<tr class="separator:ga44ada3bfbe891e2efc1e06bda4c8014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf11156409414ad8841bb0b62959ee96" id="r_gacf11156409414ad8841bb0b62959ee96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></td></tr>
<tr class="separator:gacf11156409414ad8841bb0b62959ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb78f4a978a36032cdeac93ac3c9c8b" id="r_ga6fb78f4a978a36032cdeac93ac3c9c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></td></tr>
<tr class="separator:ga6fb78f4a978a36032cdeac93ac3c9c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2528bbb921532be8116534651b1faee" id="r_gad2528bbb921532be8116534651b1faee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2528bbb921532be8116534651b1faee">GPIO_TypeDef::BSRRL</a></td></tr>
<tr class="separator:gad2528bbb921532be8116534651b1faee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b5f8bc936e26e3980686d2aba9d882" id="r_gad4b5f8bc936e26e3980686d2aba9d882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad4b5f8bc936e26e3980686d2aba9d882">GPIO_TypeDef::BSRRH</a></td></tr>
<tr class="separator:gad4b5f8bc936e26e3980686d2aba9d882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a59d4b1d52be521f3246028be32f3e" id="r_ga95a59d4b1d52be521f3246028be32f3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></td></tr>
<tr class="separator:ga95a59d4b1d52be521f3246028be32f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b9bb2c6faec85580a3113de9af2fd0" id="r_gaf5b9bb2c6faec85580a3113de9af2fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf5b9bb2c6faec85580a3113de9af2fd0">GPIO_TypeDef::AFR</a> [2]</td></tr>
<tr class="separator:gaf5b9bb2c6faec85580a3113de9af2fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab918bfbfae459789db1fd0b220c7f21" id="r_gaab918bfbfae459789db1fd0b220c7f21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></td></tr>
<tr class="separator:gaab918bfbfae459789db1fd0b220c7f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3123f8a6ca8605b6687b9ee3f11e8ef" id="r_gaa3123f8a6ca8605b6687b9ee3f11e8ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa3123f8a6ca8605b6687b9ee3f11e8ef">OPAMP_TypeDef::CSR</a></td></tr>
<tr class="separator:gaa3123f8a6ca8605b6687b9ee3f11e8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0e229c223361eee4278d585787ace1" id="r_ga5e0e229c223361eee4278d585787ace1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e0e229c223361eee4278d585787ace1">SYSCFG_TypeDef::CFGR1</a></td></tr>
<tr class="separator:ga5e0e229c223361eee4278d585787ace1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046d6d0379d1b629665b866d0442ecd" id="r_ga4046d6d0379d1b629665b866d0442ecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4046d6d0379d1b629665b866d0442ecd">SYSCFG_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga4046d6d0379d1b629665b866d0442ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348aafac7a09a6e93e73e5acbccc34d3" id="r_ga348aafac7a09a6e93e73e5acbccc34d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga348aafac7a09a6e93e73e5acbccc34d3">SYSCFG_TypeDef::EXTICR</a> [4]</td></tr>
<tr class="separator:ga348aafac7a09a6e93e73e5acbccc34d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa643f1162e93489204200a465e11fd86" id="r_gaa643f1162e93489204200a465e11fd86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa643f1162e93489204200a465e11fd86">SYSCFG_TypeDef::CFGR2</a></td></tr>
<tr class="separator:gaa643f1162e93489204200a465e11fd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91782f7b81475b0e3c3779273abd26aa" id="r_ga91782f7b81475b0e3c3779273abd26aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></td></tr>
<tr class="separator:ga91782f7b81475b0e3c3779273abd26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eb47db03d5ad7e9b399f8895f1768c" id="r_ga29eb47db03d5ad7e9b399f8895f1768c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></td></tr>
<tr class="separator:ga29eb47db03d5ad7e9b399f8895f1768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8269169fcbdc2ecb580208d99c2f89f" id="r_gae8269169fcbdc2ecb580208d99c2f89f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></td></tr>
<tr class="separator:gae8269169fcbdc2ecb580208d99c2f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73988a218be320999c74a641b3d6e3c1" id="r_ga73988a218be320999c74a641b3d6e3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></td></tr>
<tr class="separator:ga73988a218be320999c74a641b3d6e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92514ade6721d7c8e35d95c5b5810852" id="r_ga92514ade6721d7c8e35d95c5b5810852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></td></tr>
<tr class="separator:ga92514ade6721d7c8e35d95c5b5810852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f1607b6254092066a3b6e35146e28a" id="r_ga95f1607b6254092066a3b6e35146e28a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95f1607b6254092066a3b6e35146e28a">I2C_TypeDef::TIMEOUTR</a></td></tr>
<tr class="separator:ga95f1607b6254092066a3b6e35146e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f73f2b049d95841c54313f0cc949afe" id="r_ga0f73f2b049d95841c54313f0cc949afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></td></tr>
<tr class="separator:ga0f73f2b049d95841c54313f0cc949afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790a1957ec69244915a9637f7d925cf7" id="r_ga790a1957ec69244915a9637f7d925cf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga790a1957ec69244915a9637f7d925cf7">I2C_TypeDef::ICR</a></td></tr>
<tr class="separator:ga790a1957ec69244915a9637f7d925cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c9036c1b58778cda97efa2e8a4be97" id="r_ga64c9036c1b58778cda97efa2e8a4be97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64c9036c1b58778cda97efa2e8a4be97">I2C_TypeDef::PECR</a></td></tr>
<tr class="separator:ga64c9036c1b58778cda97efa2e8a4be97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d30d8efd8e4606663c7cb8d2565e12" id="r_ga43d30d8efd8e4606663c7cb8d2565e12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></td></tr>
<tr class="separator:ga43d30d8efd8e4606663c7cb8d2565e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad243ba45c86b31cb271ccfc09c920628" id="r_gad243ba45c86b31cb271ccfc09c920628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></td></tr>
<tr class="separator:gad243ba45c86b31cb271ccfc09c920628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63089aaa5f4ad34ee2677ebcdee49cd9" id="r_ga63089aaa5f4ad34ee2677ebcdee49cd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></td></tr>
<tr class="separator:ga63089aaa5f4ad34ee2677ebcdee49cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2717885ff171e686e0347af9e6b68d" id="r_ga5f2717885ff171e686e0347af9e6b68d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></td></tr>
<tr class="separator:ga5f2717885ff171e686e0347af9e6b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3703eaa40e447dcacc69c0827595532" id="r_gaa3703eaa40e447dcacc69c0827595532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></td></tr>
<tr class="separator:gaa3703eaa40e447dcacc69c0827595532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbfbe921f2acfaf58251849bd0a511c" id="r_ga9bbfbe921f2acfaf58251849bd0a511c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></td></tr>
<tr class="separator:ga9bbfbe921f2acfaf58251849bd0a511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88aff7f1de0043ecf1667bd40b8c99d1" id="r_ga88aff7f1de0043ecf1667bd40b8c99d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga88aff7f1de0043ecf1667bd40b8c99d1">IWDG_TypeDef::WINR</a></td></tr>
<tr class="separator:ga88aff7f1de0043ecf1667bd40b8c99d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6bcdb2b99d58b9a0ffd86deb606eac" id="r_gaeb6bcdb2b99d58b9a0ffd86deb606eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></td></tr>
<tr class="separator:gaeb6bcdb2b99d58b9a0ffd86deb606eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17097e69c88b6c00033d6fb84a8182b" id="r_gae17097e69c88b6c00033d6fb84a8182b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></td></tr>
<tr class="separator:gae17097e69c88b6c00033d6fb84a8182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb9ff48b9afb990283fefad0554b5b3" id="r_gabcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></td></tr>
<tr class="separator:gabcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0721b1b729c313211126709559fad371" id="r_ga0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></td></tr>
<tr class="separator:ga0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadf3a69dd5795db4638f71938704ff0" id="r_gaeadf3a69dd5795db4638f71938704ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></td></tr>
<tr class="separator:gaeadf3a69dd5795db4638f71938704ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4491ab20a44b70bf7abd247791676a59" id="r_ga4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></td></tr>
<tr class="separator:ga4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600f4d6d592f43edb2fc653c5cba023a" id="r_ga600f4d6d592f43edb2fc653c5cba023a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></td></tr>
<tr class="separator:ga600f4d6d592f43edb2fc653c5cba023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaebc9204bbc1708356435a5a01e70eb" id="r_gabaebc9204bbc1708356435a5a01e70eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></td></tr>
<tr class="separator:gabaebc9204bbc1708356435a5a01e70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619b4c22f630a269dfd0c331f90f6868" id="r_ga619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></td></tr>
<tr class="separator:ga619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7622ba90341c9faf843d9ee54a759f" id="r_gaec7622ba90341c9faf843d9ee54a759f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></td></tr>
<tr class="separator:gaec7622ba90341c9faf843d9ee54a759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05be375db50e8c9dd24fb3bcf42d7cf1" id="r_ga05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></td></tr>
<tr class="separator:ga05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e913b8bf59d4351e1f3d19387bd05b9" id="r_ga7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></td></tr>
<tr class="separator:ga7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a098b026c5e85770e7a7f05a35d49c" id="r_ga46a098b026c5e85770e7a7f05a35d49c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></td></tr>
<tr class="separator:ga46a098b026c5e85770e7a7f05a35d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f200c36cbfd1a449e2a85b372ef9" id="r_gaf4b0f200c36cbfd1a449e2a85b372ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf4b0f200c36cbfd1a449e2a85b372ef9">RCC_TypeDef::CFGR2</a></td></tr>
<tr class="separator:gaf4b0f200c36cbfd1a449e2a85b372ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefff89d2cb0047b1fbd254a034404acf" id="r_gaefff89d2cb0047b1fbd254a034404acf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaefff89d2cb0047b1fbd254a034404acf">RCC_TypeDef::CFGR3</a></td></tr>
<tr class="separator:gaefff89d2cb0047b1fbd254a034404acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8783857f8644a4eb80ebc51e1cba42" id="r_ga2e8783857f8644a4eb80ebc51e1cba42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></td></tr>
<tr class="separator:ga2e8783857f8644a4eb80ebc51e1cba42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8750eae683cb3d382476dc7cdcd92b96" id="r_ga8750eae683cb3d382476dc7cdcd92b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></td></tr>
<tr class="separator:ga8750eae683cb3d382476dc7cdcd92b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731d9209ce40dce6ea61fcc6f818c892" id="r_ga731d9209ce40dce6ea61fcc6f818c892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></td></tr>
<tr class="separator:ga731d9209ce40dce6ea61fcc6f818c892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7b104d80b48b5708b50cdc487d6a78" id="r_ga5a7b104d80b48b5708b50cdc487d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></td></tr>
<tr class="separator:ga5a7b104d80b48b5708b50cdc487d6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f43a11e0873212f598e41db5f2dcf6a" id="r_ga5f43a11e0873212f598e41db5f2dcf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></td></tr>
<tr class="separator:ga5f43a11e0873212f598e41db5f2dcf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93017bb0a778a2aad9cd71211fc770a" id="r_gad93017bb0a778a2aad9cd71211fc770a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></td></tr>
<tr class="separator:gad93017bb0a778a2aad9cd71211fc770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150d3ec74c7a8884d87bc15b9e878055" id="r_ga150d3ec74c7a8884d87bc15b9e878055"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga150d3ec74c7a8884d87bc15b9e878055">RTC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga150d3ec74c7a8884d87bc15b9e878055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e54d5c5a4b9fd1e26aca85b1e36c7f" id="r_gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></td></tr>
<tr class="separator:gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9816616e1f00955c8982469d0dd9c953" id="r_ga9816616e1f00955c8982469d0dd9c953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></td></tr>
<tr class="separator:ga9816616e1f00955c8982469d0dd9c953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54765af56784498a3ae08686b79a1ff" id="r_gad54765af56784498a3ae08686b79a1ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></td></tr>
<tr class="separator:gad54765af56784498a3ae08686b79a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefbd38be87117d1fced289bf9c534414" id="r_gaefbd38be87117d1fced289bf9c534414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></td></tr>
<tr class="separator:gaefbd38be87117d1fced289bf9c534414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082856c9191f5003b6163c0d3afcaff" id="r_ga6082856c9191f5003b6163c0d3afcaff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></td></tr>
<tr class="separator:ga6082856c9191f5003b6163c0d3afcaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddbb2a5eaa54ff43835026dec99ae1c" id="r_ga1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></td></tr>
<tr class="separator:ga1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4633dbcdb5dd41a714020903fd67c82" id="r_gaa4633dbcdb5dd41a714020903fd67c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></td></tr>
<tr class="separator:gaa4633dbcdb5dd41a714020903fd67c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8b4b987496ee1c0c6f16b0a94ea1a1" id="r_ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></td></tr>
<tr class="separator:ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea66ea813830c2f3ff207464794397a4" id="r_gaea66ea813830c2f3ff207464794397a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></td></tr>
<tr class="separator:gaea66ea813830c2f3ff207464794397a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498ecce9715c916dd09134fddd0072c0" id="r_ga498ecce9715c916dd09134fddd0072c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></td></tr>
<tr class="separator:ga498ecce9715c916dd09134fddd0072c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b2e3c0dcdcb569f3fe15dfe3794bc1" id="r_gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></td></tr>
<tr class="separator:gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249009cd672e7bcd52df1a41de4619e1" id="r_ga249009cd672e7bcd52df1a41de4619e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></td></tr>
<tr class="separator:ga249009cd672e7bcd52df1a41de4619e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09936292ef8d82974b55a03a1080534e" id="r_ga09936292ef8d82974b55a03a1080534e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga09936292ef8d82974b55a03a1080534e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32c76ca1f3bd0f0f46d42c2dfa74524" id="r_gab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></td></tr>
<tr class="separator:gab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5439bfca3708c6b8be6a74626f06111f" id="r_ga5439bfca3708c6b8be6a74626f06111f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></td></tr>
<tr class="separator:ga5439bfca3708c6b8be6a74626f06111f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa845c401b24d2ef1049f489f26d35626" id="r_gaa845c401b24d2ef1049f489f26d35626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></td></tr>
<tr class="separator:gaa845c401b24d2ef1049f489f26d35626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3802c3b17482a0667fb34ddd1863434" id="r_gac3802c3b17482a0667fb34ddd1863434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></td></tr>
<tr class="separator:gac3802c3b17482a0667fb34ddd1863434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131b2f2896c122cf223206e4cfd2bd0" id="r_ga6131b2f2896c122cf223206e4cfd2bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></td></tr>
<tr class="separator:ga6131b2f2896c122cf223206e4cfd2bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3a33de81247ec5729e400a1261f917" id="r_ga0f3a33de81247ec5729e400a1261f917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f3a33de81247ec5729e400a1261f917">RTC_TypeDef::BKP5R</a></td></tr>
<tr class="separator:ga0f3a33de81247ec5729e400a1261f917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766e2071c5826e3a299ae1cd5bbf06f7" id="r_ga766e2071c5826e3a299ae1cd5bbf06f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga766e2071c5826e3a299ae1cd5bbf06f7">RTC_TypeDef::BKP6R</a></td></tr>
<tr class="separator:ga766e2071c5826e3a299ae1cd5bbf06f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9934af6ae6b3f5660204d48ceb2f3192" id="r_ga9934af6ae6b3f5660204d48ceb2f3192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9934af6ae6b3f5660204d48ceb2f3192">RTC_TypeDef::BKP7R</a></td></tr>
<tr class="separator:ga9934af6ae6b3f5660204d48ceb2f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7fca11f1c953270ee0ee6028860add" id="r_ga0e7fca11f1c953270ee0ee6028860add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e7fca11f1c953270ee0ee6028860add">RTC_TypeDef::BKP8R</a></td></tr>
<tr class="separator:ga0e7fca11f1c953270ee0ee6028860add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadf1ac26350bf00575428be6a05708b" id="r_gabadf1ac26350bf00575428be6a05708b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabadf1ac26350bf00575428be6a05708b">RTC_TypeDef::BKP9R</a></td></tr>
<tr class="separator:gabadf1ac26350bf00575428be6a05708b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feba3d5adae3f234b3d172459163c5a" id="r_ga5feba3d5adae3f234b3d172459163c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5feba3d5adae3f234b3d172459163c5a">RTC_TypeDef::BKP10R</a></td></tr>
<tr class="separator:ga5feba3d5adae3f234b3d172459163c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fef38e1e122778601e18f5b757c037a" id="r_ga8fef38e1e122778601e18f5b757c037a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8fef38e1e122778601e18f5b757c037a">RTC_TypeDef::BKP11R</a></td></tr>
<tr class="separator:ga8fef38e1e122778601e18f5b757c037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6606b5d249f923aa15ab74b382cbaf7e" id="r_ga6606b5d249f923aa15ab74b382cbaf7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6606b5d249f923aa15ab74b382cbaf7e">RTC_TypeDef::BKP12R</a></td></tr>
<tr class="separator:ga6606b5d249f923aa15ab74b382cbaf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138903d4681455a660dccbaf3409263d" id="r_ga138903d4681455a660dccbaf3409263d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga138903d4681455a660dccbaf3409263d">RTC_TypeDef::BKP13R</a></td></tr>
<tr class="separator:ga138903d4681455a660dccbaf3409263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae50f5c3213014fb9818eaee389676" id="r_gadaae50f5c3213014fb9818eaee389676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadaae50f5c3213014fb9818eaee389676">RTC_TypeDef::BKP14R</a></td></tr>
<tr class="separator:gadaae50f5c3213014fb9818eaee389676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797f43f9cc1858baebd1799be288dff6" id="r_ga797f43f9cc1858baebd1799be288dff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga797f43f9cc1858baebd1799be288dff6">RTC_TypeDef::BKP15R</a></td></tr>
<tr class="separator:ga797f43f9cc1858baebd1799be288dff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecd5cb63b85c381bd67dc90dd4f573a" id="r_ga6ecd5cb63b85c381bd67dc90dd4f573a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></td></tr>
<tr class="separator:ga6ecd5cb63b85c381bd67dc90dd4f573a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cb89a872e456e6ecd29b6c71d85600" id="r_ga38cb89a872e456e6ecd29b6c71d85600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></td></tr>
<tr class="separator:ga38cb89a872e456e6ecd29b6c71d85600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3dd6a505d06fe6c466b63be451891" id="r_ga33f3dd6a505d06fe6c466b63be451891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></td></tr>
<tr class="separator:ga33f3dd6a505d06fe6c466b63be451891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ef206dd5bb270e1f17fedd71284422" id="r_ga02ef206dd5bb270e1f17fedd71284422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></td></tr>
<tr class="separator:ga02ef206dd5bb270e1f17fedd71284422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609d2a279b1927846a991deb9d0dc0b0" id="r_ga609d2a279b1927846a991deb9d0dc0b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></td></tr>
<tr class="separator:ga609d2a279b1927846a991deb9d0dc0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f1f0e77c52e89cfd738999bee5c9d0" id="r_ga60f1f0e77c52e89cfd738999bee5c9d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></td></tr>
<tr class="separator:ga60f1f0e77c52e89cfd738999bee5c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5a7f6383eb478bbcc22a36c5e95ae6" id="r_ga0b5a7f6383eb478bbcc22a36c5e95ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></td></tr>
<tr class="separator:ga0b5a7f6383eb478bbcc22a36c5e95ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1547c0ed26f31108910c35d2876b83" id="r_ga4a1547c0ed26f31108910c35d2876b83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></td></tr>
<tr class="separator:ga4a1547c0ed26f31108910c35d2876b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2f386a2566c722f7962377b495f1a2" id="r_gaff2f386a2566c722f7962377b495f1a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff2f386a2566c722f7962377b495f1a2">SPI_TypeDef::I2SPR</a></td></tr>
<tr class="separator:gaff2f386a2566c722f7962377b495f1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dafc8b03e8497203a8bb395db865328" id="r_ga9dafc8b03e8497203a8bb395db865328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></td></tr>
<tr class="separator:ga9dafc8b03e8497203a8bb395db865328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1ae85138ed91686bf63699c61ef835" id="r_ga6b1ae85138ed91686bf63699c61ef835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></td></tr>
<tr class="separator:ga6b1ae85138ed91686bf63699c61ef835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d30593bcb68b98186ebe5bc8dc34b1" id="r_ga67d30593bcb68b98186ebe5bc8dc34b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></td></tr>
<tr class="separator:ga67d30593bcb68b98186ebe5bc8dc34b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a33c78ca5bec0e3e8559164a82b8ef" id="r_ga22a33c78ca5bec0e3e8559164a82b8ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></td></tr>
<tr class="separator:ga22a33c78ca5bec0e3e8559164a82b8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedfc978c879835c05ef1788ad26b2ff" id="r_gacedfc978c879835c05ef1788ad26b2ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></td></tr>
<tr class="separator:gacedfc978c879835c05ef1788ad26b2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04248d87f48303fd2267810104a7878d" id="r_ga04248d87f48303fd2267810104a7878d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></td></tr>
<tr class="separator:ga04248d87f48303fd2267810104a7878d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2291e7efdf3222689ef13e9be2ea4a" id="r_ga0f2291e7efdf3222689ef13e9be2ea4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></td></tr>
<tr class="separator:ga0f2291e7efdf3222689ef13e9be2ea4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8129ca70a2232c91c8cfcaf375249f6" id="r_gaa8129ca70a2232c91c8cfcaf375249f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></td></tr>
<tr class="separator:gaa8129ca70a2232c91c8cfcaf375249f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7271cc1eec9ef16e4ee5401626c0b3b" id="r_gad7271cc1eec9ef16e4ee5401626c0b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></td></tr>
<tr class="separator:gad7271cc1eec9ef16e4ee5401626c0b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdd2a7fb88d28670b472aaac0d9d262" id="r_ga6fdd2a7fb88d28670b472aaac0d9d262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></td></tr>
<tr class="separator:ga6fdd2a7fb88d28670b472aaac0d9d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03c852f58077a11e75f8af42fa6d921" id="r_gad03c852f58077a11e75f8af42fa6d921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></td></tr>
<tr class="separator:gad03c852f58077a11e75f8af42fa6d921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a42766a6ca3c7fe10a810ebd6b9d627" id="r_ga6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></td></tr>
<tr class="separator:ga6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad432e2a315abf68e6c295fb4ebc37534" id="r_gad432e2a315abf68e6c295fb4ebc37534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></td></tr>
<tr class="separator:gad432e2a315abf68e6c295fb4ebc37534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd9c06729a5eb6179c6d0d60faca7ed" id="r_ga0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></td></tr>
<tr class="separator:ga0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1171e9a61538424b8ef1f2571986d0" id="r_ga4d1171e9a61538424b8ef1f2571986d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></td></tr>
<tr class="separator:ga4d1171e9a61538424b8ef1f2571986d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83441bfb8d0287080dcbd945a272a74" id="r_gac83441bfb8d0287080dcbd945a272a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></td></tr>
<tr class="separator:gac83441bfb8d0287080dcbd945a272a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba381c3f312fdf5e0b4119641b3b0aa" id="r_ga5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></td></tr>
<tr class="separator:ga5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137d3523b60951eca1e4130257b2b23d" id="r_ga137d3523b60951eca1e4130257b2b23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></td></tr>
<tr class="separator:ga137d3523b60951eca1e4130257b2b23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efe9ea8067044cac449ada756ebc2d1" id="r_ga7efe9ea8067044cac449ada756ebc2d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></td></tr>
<tr class="separator:ga7efe9ea8067044cac449ada756ebc2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7114ac49dba07ba5d250c507dbf23d" id="r_gafb7114ac49dba07ba5d250c507dbf23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></td></tr>
<tr class="separator:gafb7114ac49dba07ba5d250c507dbf23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0e8a4efa46dac4a2fb1aa3d45924fd" id="r_gacb0e8a4efa46dac4a2fb1aa3d45924fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></td></tr>
<tr class="separator:gacb0e8a4efa46dac4a2fb1aa3d45924fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dcd8f9118b07b16cd79d03cb1a0904" id="r_gac0dcd8f9118b07b16cd79d03cb1a0904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac0dcd8f9118b07b16cd79d03cb1a0904">TIM_TypeDef::CCMR3</a></td></tr>
<tr class="separator:gac0dcd8f9118b07b16cd79d03cb1a0904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30dc563e6c1b7b7e01e393feb484080" id="r_gaf30dc563e6c1b7b7e01e393feb484080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></td></tr>
<tr class="separator:gaf30dc563e6c1b7b7e01e393feb484080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374f851b5f1097a3ebd3f494ded6512a" id="r_ga374f851b5f1097a3ebd3f494ded6512a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></td></tr>
<tr class="separator:ga374f851b5f1097a3ebd3f494ded6512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5242c0f547b4c65ad619dae5cf670b17" id="r_ga5242c0f547b4c65ad619dae5cf670b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5242c0f547b4c65ad619dae5cf670b17">TSC_TypeDef::CR</a></td></tr>
<tr class="separator:ga5242c0f547b4c65ad619dae5cf670b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d83a90d85e3b545cf29e98eac11765e" id="r_ga6d83a90d85e3b545cf29e98eac11765e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d83a90d85e3b545cf29e98eac11765e">TSC_TypeDef::IER</a></td></tr>
<tr class="separator:ga6d83a90d85e3b545cf29e98eac11765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447b91de2a50d7ebde5716a8e7eda3ee" id="r_ga447b91de2a50d7ebde5716a8e7eda3ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga447b91de2a50d7ebde5716a8e7eda3ee">TSC_TypeDef::ICR</a></td></tr>
<tr class="separator:ga447b91de2a50d7ebde5716a8e7eda3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65e605788d739a9b23a9b4a45fd10b" id="r_ga7d65e605788d739a9b23a9b4a45fd10b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7d65e605788d739a9b23a9b4a45fd10b">TSC_TypeDef::ISR</a></td></tr>
<tr class="separator:ga7d65e605788d739a9b23a9b4a45fd10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715fd9205b604d1dda5046a31996296a" id="r_ga715fd9205b604d1dda5046a31996296a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga715fd9205b604d1dda5046a31996296a">TSC_TypeDef::IOHCR</a></td></tr>
<tr class="separator:ga715fd9205b604d1dda5046a31996296a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f20ff0eccdc070477448b973ca8df7" id="r_ga27f20ff0eccdc070477448b973ca8df7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga27f20ff0eccdc070477448b973ca8df7">TSC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga27f20ff0eccdc070477448b973ca8df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a7f56b952ec2aba979eb8301e5800c" id="r_gaf8a7f56b952ec2aba979eb8301e5800c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf8a7f56b952ec2aba979eb8301e5800c">TSC_TypeDef::IOASCR</a></td></tr>
<tr class="separator:gaf8a7f56b952ec2aba979eb8301e5800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff59eaa0f8c9e69e6736dddc514a037" id="r_ga7ff59eaa0f8c9e69e6736dddc514a037"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ff59eaa0f8c9e69e6736dddc514a037">TSC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga7ff59eaa0f8c9e69e6736dddc514a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95191a7f002c8738f835ffbb356e28c6" id="r_ga95191a7f002c8738f835ffbb356e28c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95191a7f002c8738f835ffbb356e28c6">TSC_TypeDef::IOSCR</a></td></tr>
<tr class="separator:ga95191a7f002c8738f835ffbb356e28c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d47873260f8f0c16b8ec77e1edc8789" id="r_ga0d47873260f8f0c16b8ec77e1edc8789"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0d47873260f8f0c16b8ec77e1edc8789">TSC_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga0d47873260f8f0c16b8ec77e1edc8789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad468fece7d1f454e0f8967edc9068c73" id="r_gad468fece7d1f454e0f8967edc9068c73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad468fece7d1f454e0f8967edc9068c73">TSC_TypeDef::IOCCR</a></td></tr>
<tr class="separator:gad468fece7d1f454e0f8967edc9068c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a37e293ded1627c94cf521df950e31" id="r_ga75a37e293ded1627c94cf521df950e31"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75a37e293ded1627c94cf521df950e31">TSC_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga75a37e293ded1627c94cf521df950e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa166b00195900a37903238cc8d50ba36" id="r_gaa166b00195900a37903238cc8d50ba36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa166b00195900a37903238cc8d50ba36">TSC_TypeDef::IOGCSR</a></td></tr>
<tr class="separator:gaa166b00195900a37903238cc8d50ba36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4788fab74dc1ebfff3d6e7d524f64258" id="r_ga4788fab74dc1ebfff3d6e7d524f64258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4788fab74dc1ebfff3d6e7d524f64258">TSC_TypeDef::IOGXCR</a> [8]</td></tr>
<tr class="separator:ga4788fab74dc1ebfff3d6e7d524f64258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7dcd3972a162627bc3470cbf992ec4" id="r_ga6d7dcd3972a162627bc3470cbf992ec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></td></tr>
<tr class="separator:ga6d7dcd3972a162627bc3470cbf992ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ede2de6204c3fc4bd9fb328801c99a" id="r_gaa7ede2de6204c3fc4bd9fb328801c99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></td></tr>
<tr class="separator:gaa7ede2de6204c3fc4bd9fb328801c99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2991da9a4e1539530cd6b7b327199cc" id="r_gaf2991da9a4e1539530cd6b7b327199cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></td></tr>
<tr class="separator:gaf2991da9a4e1539530cd6b7b327199cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef06ba9d8dc2dc2a0855766369fa7c9" id="r_ga6ef06ba9d8dc2dc2a0855766369fa7c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></td></tr>
<tr class="separator:ga6ef06ba9d8dc2dc2a0855766369fa7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23acff49b4ff96fd29093e80fc7d72e" id="r_gae23acff49b4ff96fd29093e80fc7d72e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></td></tr>
<tr class="separator:gae23acff49b4ff96fd29093e80fc7d72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5732c379e1ce532552e80392db4eabf8" id="r_ga5732c379e1ce532552e80392db4eabf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></td></tr>
<tr class="separator:ga5732c379e1ce532552e80392db4eabf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7a9e13a3281f6bea133b3693ce68f8" id="r_gadd7a9e13a3281f6bea133b3693ce68f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></td></tr>
<tr class="separator:gadd7a9e13a3281f6bea133b3693ce68f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ce09e9fbedb2d169b3a584ed003b02" id="r_ga79ce09e9fbedb2d169b3a584ed003b02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></td></tr>
<tr class="separator:ga79ce09e9fbedb2d169b3a584ed003b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d6dd2af5463e9e3df458557e09f6cf" id="r_gab6d6dd2af5463e9e3df458557e09f6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></td></tr>
<tr class="separator:gab6d6dd2af5463e9e3df458557e09f6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38dd649c7ec25ed70fe49791d45668d" id="r_gab38dd649c7ec25ed70fe49791d45668d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab38dd649c7ec25ed70fe49791d45668d">USART_TypeDef::RDR</a></td></tr>
<tr class="separator:gab38dd649c7ec25ed70fe49791d45668d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d78680272a465db0ee43eba4e9c54f3" id="r_ga6d78680272a465db0ee43eba4e9c54f3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga6d78680272a465db0ee43eba4e9c54f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010c9ef83a8236947a3bfaab1ed29df4" id="r_ga010c9ef83a8236947a3bfaab1ed29df4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga010c9ef83a8236947a3bfaab1ed29df4">USART_TypeDef::TDR</a></td></tr>
<tr class="separator:ga010c9ef83a8236947a3bfaab1ed29df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b7924854e56d0ebd3e8699dfd0e369" id="r_gaf2b7924854e56d0ebd3e8699dfd0e369"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gaf2b7924854e56d0ebd3e8699dfd0e369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4caf530d45f7428c9700d9c0057135f8" id="r_ga4caf530d45f7428c9700d9c0057135f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></td></tr>
<tr class="separator:ga4caf530d45f7428c9700d9c0057135f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd6a7e5d75022e46ce60291f4b8544c" id="r_gadcd6a7e5d75022e46ce60291f4b8544c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></td></tr>
<tr class="separator:gadcd6a7e5d75022e46ce60291f4b8544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15655cda4854cc794db1f27b3c0bba38" id="r_ga15655cda4854cc794db1f27b3c0bba38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></td></tr>
<tr class="separator:ga15655cda4854cc794db1f27b3c0bba38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f525c909de2dcec1d4093fe1d562b8" id="r_ga22f525c909de2dcec1d4093fe1d562b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22f525c909de2dcec1d4093fe1d562b8">CAN_TxMailBox_TypeDef::TIR</a></td></tr>
<tr class="separator:ga22f525c909de2dcec1d4093fe1d562b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2351cb865d064cf75f61642aaa887f76" id="r_ga2351cb865d064cf75f61642aaa887f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2351cb865d064cf75f61642aaa887f76">CAN_TxMailBox_TypeDef::TDTR</a></td></tr>
<tr class="separator:ga2351cb865d064cf75f61642aaa887f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408c96501b1cc8bd527432736d132a39" id="r_ga408c96501b1cc8bd527432736d132a39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga408c96501b1cc8bd527432736d132a39">CAN_TxMailBox_TypeDef::TDLR</a></td></tr>
<tr class="separator:ga408c96501b1cc8bd527432736d132a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c6bcd7c9bae378ebf83fd9f5b59020" id="r_ga98c6bcd7c9bae378ebf83fd9f5b59020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98c6bcd7c9bae378ebf83fd9f5b59020">CAN_TxMailBox_TypeDef::TDHR</a></td></tr>
<tr class="separator:ga98c6bcd7c9bae378ebf83fd9f5b59020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034504d43f7b16b320745a25b3a8f12d" id="r_ga034504d43f7b16b320745a25b3a8f12d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga034504d43f7b16b320745a25b3a8f12d">CAN_FIFOMailBox_TypeDef::RIR</a></td></tr>
<tr class="separator:ga034504d43f7b16b320745a25b3a8f12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d74ca8b402c2b9596bfcbe4cd051a9" id="r_ga49d74ca8b402c2b9596bfcbe4cd051a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga49d74ca8b402c2b9596bfcbe4cd051a9">CAN_FIFOMailBox_TypeDef::RDTR</a></td></tr>
<tr class="separator:ga49d74ca8b402c2b9596bfcbe4cd051a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d62861de29d0b4fcf11fabbdbd76e7" id="r_gac7d62861de29d0b4fcf11fabbdbd76e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac7d62861de29d0b4fcf11fabbdbd76e7">CAN_FIFOMailBox_TypeDef::RDLR</a></td></tr>
<tr class="separator:gac7d62861de29d0b4fcf11fabbdbd76e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95890984bd67845015d40e82fb091c93" id="r_ga95890984bd67845015d40e82fb091c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95890984bd67845015d40e82fb091c93">CAN_FIFOMailBox_TypeDef::RDHR</a></td></tr>
<tr class="separator:ga95890984bd67845015d40e82fb091c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bc1e42212239d6830582bf0c696fc5" id="r_gac9bc1e42212239d6830582bf0c696fc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac9bc1e42212239d6830582bf0c696fc5">CAN_FilterRegister_TypeDef::FR1</a></td></tr>
<tr class="separator:gac9bc1e42212239d6830582bf0c696fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77959e28a302b05829f6a1463be7f800" id="r_ga77959e28a302b05829f6a1463be7f800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77959e28a302b05829f6a1463be7f800">CAN_FilterRegister_TypeDef::FR2</a></td></tr>
<tr class="separator:ga77959e28a302b05829f6a1463be7f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1282eee79a22003257a7a5daa7f4a35f" id="r_ga1282eee79a22003257a7a5daa7f4a35f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1282eee79a22003257a7a5daa7f4a35f">CAN_TypeDef::MCR</a></td></tr>
<tr class="separator:ga1282eee79a22003257a7a5daa7f4a35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98b957a4e887751fbd407d3e2cf93b5" id="r_gaf98b957a4e887751fbd407d3e2cf93b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf98b957a4e887751fbd407d3e2cf93b5">CAN_TypeDef::MSR</a></td></tr>
<tr class="separator:gaf98b957a4e887751fbd407d3e2cf93b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc82ac4e87e75350fc586be5e56d95b" id="r_gacbc82ac4e87e75350fc586be5e56d95b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacbc82ac4e87e75350fc586be5e56d95b">CAN_TypeDef::TSR</a></td></tr>
<tr class="separator:gacbc82ac4e87e75350fc586be5e56d95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e858479e26ab075ee2ddb630e8769d" id="r_gad8e858479e26ab075ee2ddb630e8769d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad8e858479e26ab075ee2ddb630e8769d">CAN_TypeDef::RF0R</a></td></tr>
<tr class="separator:gad8e858479e26ab075ee2ddb630e8769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a528d1288c1de666df68655af1d20e" id="r_ga69a528d1288c1de666df68655af1d20e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga69a528d1288c1de666df68655af1d20e">CAN_TypeDef::RF1R</a></td></tr>
<tr class="separator:ga69a528d1288c1de666df68655af1d20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530babbc4b9584c93a1bf87d6ce8b8dc" id="r_ga530babbc4b9584c93a1bf87d6ce8b8dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga530babbc4b9584c93a1bf87d6ce8b8dc">CAN_TypeDef::IER</a></td></tr>
<tr class="separator:ga530babbc4b9584c93a1bf87d6ce8b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a1b6a7c587443a03d654d3b9a94423" id="r_gab1a1b6a7c587443a03d654d3b9a94423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1a1b6a7c587443a03d654d3b9a94423">CAN_TypeDef::ESR</a></td></tr>
<tr class="separator:gab1a1b6a7c587443a03d654d3b9a94423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccad1e4155459a13369f5ad0e7c6da29" id="r_gaccad1e4155459a13369f5ad0e7c6da29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaccad1e4155459a13369f5ad0e7c6da29">CAN_TypeDef::BTR</a></td></tr>
<tr class="separator:gaccad1e4155459a13369f5ad0e7c6da29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf394c92193f1e52feaa7a27e090374ed" id="r_gaf394c92193f1e52feaa7a27e090374ed"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf394c92193f1e52feaa7a27e090374ed">CAN_TypeDef::RESERVED0</a> [88]</td></tr>
<tr class="separator:gaf394c92193f1e52feaa7a27e090374ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78f764584ec276cd36960d4f4fcdc1a" id="r_gab78f764584ec276cd36960d4f4fcdc1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab78f764584ec276cd36960d4f4fcdc1a">CAN_TypeDef::sTxMailBox</a> [3]</td></tr>
<tr class="separator:gab78f764584ec276cd36960d4f4fcdc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ff90723c0ec4ae8a7028d4f3b024f4" id="r_ga90ff90723c0ec4ae8a7028d4f3b024f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga90ff90723c0ec4ae8a7028d4f3b024f4">CAN_TypeDef::sFIFOMailBox</a> [2]</td></tr>
<tr class="separator:ga90ff90723c0ec4ae8a7028d4f3b024f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4c34405c765b5bd5fe38bbeb7569b6" id="r_gabd4c34405c765b5bd5fe38bbeb7569b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabd4c34405c765b5bd5fe38bbeb7569b6">CAN_TypeDef::RESERVED1</a> [12]</td></tr>
<tr class="separator:gabd4c34405c765b5bd5fe38bbeb7569b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6a0f78ca703a63bb0a6b6f231f612f" id="r_ga1a6a0f78ca703a63bb0a6b6f231f612f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1a6a0f78ca703a63bb0a6b6f231f612f">CAN_TypeDef::FMR</a></td></tr>
<tr class="separator:ga1a6a0f78ca703a63bb0a6b6f231f612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe6a26ee25947b7eb5be9d485f4d3b0" id="r_gaefe6a26ee25947b7eb5be9d485f4d3b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaefe6a26ee25947b7eb5be9d485f4d3b0">CAN_TypeDef::FM1R</a></td></tr>
<tr class="separator:gaefe6a26ee25947b7eb5be9d485f4d3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29069c9fd10eeec47414abd8d06822f" id="r_gab29069c9fd10eeec47414abd8d06822f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab29069c9fd10eeec47414abd8d06822f">CAN_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gab29069c9fd10eeec47414abd8d06822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6296402924b37966c67ccf14a381976" id="r_gac6296402924b37966c67ccf14a381976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac6296402924b37966c67ccf14a381976">CAN_TypeDef::FS1R</a></td></tr>
<tr class="separator:gac6296402924b37966c67ccf14a381976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf730af32307f845895465e8ead57d20c" id="r_gaf730af32307f845895465e8ead57d20c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf730af32307f845895465e8ead57d20c">CAN_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gaf730af32307f845895465e8ead57d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2decd14b26f851e00a31b42d15293ce" id="r_gae2decd14b26f851e00a31b42d15293ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2decd14b26f851e00a31b42d15293ce">CAN_TypeDef::FFA1R</a></td></tr>
<tr class="separator:gae2decd14b26f851e00a31b42d15293ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c408c7c352b8080f0c6d42bf811d43" id="r_ga51c408c7c352b8080f0c6d42bf811d43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51c408c7c352b8080f0c6d42bf811d43">CAN_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga51c408c7c352b8080f0c6d42bf811d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57a3a6c337a8c6c7cb39d0cefc2459a" id="r_gab57a3a6c337a8c6c7cb39d0cefc2459a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab57a3a6c337a8c6c7cb39d0cefc2459a">CAN_TypeDef::FA1R</a></td></tr>
<tr class="separator:gab57a3a6c337a8c6c7cb39d0cefc2459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b74b369ea3d9489caa4427c034c2a3" id="r_ga05b74b369ea3d9489caa4427c034c2a3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga05b74b369ea3d9489caa4427c034c2a3">CAN_TypeDef::RESERVED5</a> [8]</td></tr>
<tr class="separator:ga05b74b369ea3d9489caa4427c034c2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa53d5f37638a6c1788b850e192bbe8" id="r_ga1aa53d5f37638a6c1788b850e192bbe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1aa53d5f37638a6c1788b850e192bbe8">CAN_TypeDef::sFilterRegister</a> [28]</td></tr>
<tr class="separator:ga1aa53d5f37638a6c1788b850e192bbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9558c2899f9540e56c8cfbca2fb3ff1" id="r_gac9558c2899f9540e56c8cfbca2fb3ff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac9558c2899f9540e56c8cfbca2fb3ff1">USB_TypeDef::EP0R</a></td></tr>
<tr class="separator:gac9558c2899f9540e56c8cfbca2fb3ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaadc15d64249004eafbed98f8d9236c" id="r_gabaadc15d64249004eafbed98f8d9236c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabaadc15d64249004eafbed98f8d9236c">USB_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:gabaadc15d64249004eafbed98f8d9236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ff092e0d02d59a9cccb770944953c4" id="r_ga46ff092e0d02d59a9cccb770944953c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga46ff092e0d02d59a9cccb770944953c4">USB_TypeDef::EP1R</a></td></tr>
<tr class="separator:ga46ff092e0d02d59a9cccb770944953c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2d3515b92eb74072bb91990542dcb3" id="r_ga4d2d3515b92eb74072bb91990542dcb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d2d3515b92eb74072bb91990542dcb3">USB_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga4d2d3515b92eb74072bb91990542dcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc338562401a6c35c89bd9ab99156c2" id="r_ga4cc338562401a6c35c89bd9ab99156c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4cc338562401a6c35c89bd9ab99156c2">USB_TypeDef::EP2R</a></td></tr>
<tr class="separator:ga4cc338562401a6c35c89bd9ab99156c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7bbbb02a304e95db0f47927613aecc" id="r_ga5e7bbbb02a304e95db0f47927613aecc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e7bbbb02a304e95db0f47927613aecc">USB_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga5e7bbbb02a304e95db0f47927613aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c8085fd9ff7b534fb6a09ab6205012" id="r_ga67c8085fd9ff7b534fb6a09ab6205012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67c8085fd9ff7b534fb6a09ab6205012">USB_TypeDef::EP3R</a></td></tr>
<tr class="separator:ga67c8085fd9ff7b534fb6a09ab6205012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c92b14da7ba0df757ff11ff20e1bc6a" id="r_ga0c92b14da7ba0df757ff11ff20e1bc6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0c92b14da7ba0df757ff11ff20e1bc6a">USB_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga0c92b14da7ba0df757ff11ff20e1bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865d8a496ae0ff076e2d8794796f48ac" id="r_ga865d8a496ae0ff076e2d8794796f48ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga865d8a496ae0ff076e2d8794796f48ac">USB_TypeDef::EP4R</a></td></tr>
<tr class="separator:ga865d8a496ae0ff076e2d8794796f48ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb31d18b68c68b52235c835855cd42b" id="r_ga0fb31d18b68c68b52235c835855cd42b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0fb31d18b68c68b52235c835855cd42b">USB_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga0fb31d18b68c68b52235c835855cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad4bfc3a492d1cd23aaffc9af72e174" id="r_ga7ad4bfc3a492d1cd23aaffc9af72e174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ad4bfc3a492d1cd23aaffc9af72e174">USB_TypeDef::EP5R</a></td></tr>
<tr class="separator:ga7ad4bfc3a492d1cd23aaffc9af72e174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad38b822edd9ae72cf99585aad5b8e7e" id="r_gaad38b822edd9ae72cf99585aad5b8e7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad38b822edd9ae72cf99585aad5b8e7e">USB_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:gaad38b822edd9ae72cf99585aad5b8e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8eba97668e6960f5c3836bdecbe210" id="r_ga2a8eba97668e6960f5c3836bdecbe210"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2a8eba97668e6960f5c3836bdecbe210">USB_TypeDef::EP6R</a></td></tr>
<tr class="separator:ga2a8eba97668e6960f5c3836bdecbe210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a81559cab1ddf49b2a028d368ad81c8" id="r_ga9a81559cab1ddf49b2a028d368ad81c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9a81559cab1ddf49b2a028d368ad81c8">USB_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:ga9a81559cab1ddf49b2a028d368ad81c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9ef7debd928ed814c6349452a6453b" id="r_ga2b9ef7debd928ed814c6349452a6453b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b9ef7debd928ed814c6349452a6453b">USB_TypeDef::EP7R</a></td></tr>
<tr class="separator:ga2b9ef7debd928ed814c6349452a6453b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f572a38f20e79156cc65324fbfc2fc" id="r_ga16f572a38f20e79156cc65324fbfc2fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga16f572a38f20e79156cc65324fbfc2fc">USB_TypeDef::RESERVED7</a> [17]</td></tr>
<tr class="separator:ga16f572a38f20e79156cc65324fbfc2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4498c5c5730133fd8f3d032333df1622" id="r_ga4498c5c5730133fd8f3d032333df1622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4498c5c5730133fd8f3d032333df1622">USB_TypeDef::CNTR</a></td></tr>
<tr class="separator:ga4498c5c5730133fd8f3d032333df1622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8692e7bd4ee1a79268313bed47b4ba" id="r_gace8692e7bd4ee1a79268313bed47b4ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gace8692e7bd4ee1a79268313bed47b4ba">USB_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:gace8692e7bd4ee1a79268313bed47b4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345a18bbd483ef44e3c2530a5c7cccfb" id="r_ga345a18bbd483ef44e3c2530a5c7cccfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga345a18bbd483ef44e3c2530a5c7cccfb">USB_TypeDef::ISTR</a></td></tr>
<tr class="separator:ga345a18bbd483ef44e3c2530a5c7cccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd02bb2a6dcb3fd77d3bc4c418fcdc4" id="r_gaefd02bb2a6dcb3fd77d3bc4c418fcdc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaefd02bb2a6dcb3fd77d3bc4c418fcdc4">USB_TypeDef::RESERVED9</a></td></tr>
<tr class="separator:gaefd02bb2a6dcb3fd77d3bc4c418fcdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea51e93434766c9507d6a3911a0e7e91" id="r_gaea51e93434766c9507d6a3911a0e7e91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea51e93434766c9507d6a3911a0e7e91">USB_TypeDef::FNR</a></td></tr>
<tr class="separator:gaea51e93434766c9507d6a3911a0e7e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac729616a1792efd2891f8d938692071e" id="r_gac729616a1792efd2891f8d938692071e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac729616a1792efd2891f8d938692071e">USB_TypeDef::RESERVEDA</a></td></tr>
<tr class="separator:gac729616a1792efd2891f8d938692071e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8069bbd10ce243a750f5e18346ce2e" id="r_ga3a8069bbd10ce243a750f5e18346ce2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a8069bbd10ce243a750f5e18346ce2e">USB_TypeDef::DADDR</a></td></tr>
<tr class="separator:ga3a8069bbd10ce243a750f5e18346ce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a2b0fc48938cd5bc79f892546fadf3" id="r_ga29a2b0fc48938cd5bc79f892546fadf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29a2b0fc48938cd5bc79f892546fadf3">USB_TypeDef::RESERVEDB</a></td></tr>
<tr class="separator:ga29a2b0fc48938cd5bc79f892546fadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595086949677f98d2cc1900af3f08c1c" id="r_ga595086949677f98d2cc1900af3f08c1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga595086949677f98d2cc1900af3f08c1c">USB_TypeDef::BTABLE</a></td></tr>
<tr class="separator:ga595086949677f98d2cc1900af3f08c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f013eaee07f62c2138879084332de6" id="r_ga88f013eaee07f62c2138879084332de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga88f013eaee07f62c2138879084332de6">USB_TypeDef::RESERVEDC</a></td></tr>
<tr class="separator:ga88f013eaee07f62c2138879084332de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7c470012f0fff12b497a5a4358da66" id="r_gadf7c470012f0fff12b497a5a4358da66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf7c470012f0fff12b497a5a4358da66">USB_TypeDef::LPMCSR</a></td></tr>
<tr class="separator:gadf7c470012f0fff12b497a5a4358da66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2905274f4e48e109920f4aa9a31bd01" id="r_gae2905274f4e48e109920f4aa9a31bd01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2905274f4e48e109920f4aa9a31bd01">USB_TypeDef::RESERVEDD</a></td></tr>
<tr class="separator:gae2905274f4e48e109920f4aa9a31bd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178aa2d1140b9f8bfbed40a631454b3b" id="r_ga178aa2d1140b9f8bfbed40a631454b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga178aa2d1140b9f8bfbed40a631454b3b">FMC_Bank1_TypeDef::BTCR</a> [8]</td></tr>
<tr class="separator:ga178aa2d1140b9f8bfbed40a631454b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853492c4e52cc8466b313b0754f807f" id="r_ga7853492c4e52cc8466b313b0754f807f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7853492c4e52cc8466b313b0754f807f">FMC_Bank1E_TypeDef::BWTR</a> [7]</td></tr>
<tr class="separator:ga7853492c4e52cc8466b313b0754f807f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683944fc2dc9071838516a61211460ba" id="r_ga683944fc2dc9071838516a61211460ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga683944fc2dc9071838516a61211460ba">FMC_Bank2_3_TypeDef::PCR2</a></td></tr>
<tr class="separator:ga683944fc2dc9071838516a61211460ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba13a6af1577f1ba0d2f0b4b0826fc6e" id="r_gaba13a6af1577f1ba0d2f0b4b0826fc6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba13a6af1577f1ba0d2f0b4b0826fc6e">FMC_Bank2_3_TypeDef::SR2</a></td></tr>
<tr class="separator:gaba13a6af1577f1ba0d2f0b4b0826fc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6462068f44050e8eb926fac9fe4616f1" id="r_ga6462068f44050e8eb926fac9fe4616f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6462068f44050e8eb926fac9fe4616f1">FMC_Bank2_3_TypeDef::PMEM2</a></td></tr>
<tr class="separator:ga6462068f44050e8eb926fac9fe4616f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40ee5c849352ce62ce3bede53c077d8" id="r_gaf40ee5c849352ce62ce3bede53c077d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf40ee5c849352ce62ce3bede53c077d8">FMC_Bank2_3_TypeDef::PATT2</a></td></tr>
<tr class="separator:gaf40ee5c849352ce62ce3bede53c077d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616ee0bf6ed744088c6b80762dd7fb88" id="r_ga616ee0bf6ed744088c6b80762dd7fb88"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga616ee0bf6ed744088c6b80762dd7fb88">FMC_Bank2_3_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga616ee0bf6ed744088c6b80762dd7fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee22fc779c938e3f53b189e44a7dea4" id="r_ga9ee22fc779c938e3f53b189e44a7dea4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9ee22fc779c938e3f53b189e44a7dea4">FMC_Bank2_3_TypeDef::ECCR2</a></td></tr>
<tr class="separator:ga9ee22fc779c938e3f53b189e44a7dea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047ae1315f859dcef7b4546cb7ad6237" id="r_ga047ae1315f859dcef7b4546cb7ad6237"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga047ae1315f859dcef7b4546cb7ad6237">FMC_Bank2_3_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga047ae1315f859dcef7b4546cb7ad6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad137c907cf4b99f0457b0b35d9cf66" id="r_ga6ad137c907cf4b99f0457b0b35d9cf66"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ad137c907cf4b99f0457b0b35d9cf66">FMC_Bank2_3_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga6ad137c907cf4b99f0457b0b35d9cf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978915d68eff7bc5534c0a9b1b39e55d" id="r_ga978915d68eff7bc5534c0a9b1b39e55d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga978915d68eff7bc5534c0a9b1b39e55d">FMC_Bank2_3_TypeDef::PCR3</a></td></tr>
<tr class="separator:ga978915d68eff7bc5534c0a9b1b39e55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9fac8999449c641995f53869f66f7c" id="r_ga0f9fac8999449c641995f53869f66f7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f9fac8999449c641995f53869f66f7c">FMC_Bank2_3_TypeDef::SR3</a></td></tr>
<tr class="separator:ga0f9fac8999449c641995f53869f66f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f713b17377ce443685592c7a07a0074" id="r_ga6f713b17377ce443685592c7a07a0074"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6f713b17377ce443685592c7a07a0074">FMC_Bank2_3_TypeDef::PMEM3</a></td></tr>
<tr class="separator:ga6f713b17377ce443685592c7a07a0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538ae21bafacce1a7b5f82dbe060ae4a" id="r_ga538ae21bafacce1a7b5f82dbe060ae4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga538ae21bafacce1a7b5f82dbe060ae4a">FMC_Bank2_3_TypeDef::PATT3</a></td></tr>
<tr class="separator:ga538ae21bafacce1a7b5f82dbe060ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2332ba5b55b05ede2065fe54720ab4b" id="r_gaf2332ba5b55b05ede2065fe54720ab4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2332ba5b55b05ede2065fe54720ab4b">FMC_Bank2_3_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gaf2332ba5b55b05ede2065fe54720ab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c5a40bbf4521adfb9458c2274077b4" id="r_gad7c5a40bbf4521adfb9458c2274077b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7c5a40bbf4521adfb9458c2274077b4">FMC_Bank2_3_TypeDef::ECCR3</a></td></tr>
<tr class="separator:gad7c5a40bbf4521adfb9458c2274077b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e32753b3bf53f12290a16ce3439cb57" id="r_ga8e32753b3bf53f12290a16ce3439cb57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8e32753b3bf53f12290a16ce3439cb57">FMC_Bank4_TypeDef::PCR4</a></td></tr>
<tr class="separator:ga8e32753b3bf53f12290a16ce3439cb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665493ce6898bd71fb6122f4b52ce0d7" id="r_ga665493ce6898bd71fb6122f4b52ce0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga665493ce6898bd71fb6122f4b52ce0d7">FMC_Bank4_TypeDef::SR4</a></td></tr>
<tr class="separator:ga665493ce6898bd71fb6122f4b52ce0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0360a569f25a4df252938828cd39cd4e" id="r_ga0360a569f25a4df252938828cd39cd4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0360a569f25a4df252938828cd39cd4e">FMC_Bank4_TypeDef::PMEM4</a></td></tr>
<tr class="separator:ga0360a569f25a4df252938828cd39cd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf79bad7e7caaa40b5f830aa06f4c655" id="r_gaaf79bad7e7caaa40b5f830aa06f4c655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaf79bad7e7caaa40b5f830aa06f4c655">FMC_Bank4_TypeDef::PATT4</a></td></tr>
<tr class="separator:gaaf79bad7e7caaa40b5f830aa06f4c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0febbe4cf989073ee8f5ec3ae2eab093" id="r_ga0febbe4cf989073ee8f5ec3ae2eab093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0febbe4cf989073ee8f5ec3ae2eab093">FMC_Bank4_TypeDef::PIO4</a></td></tr>
<tr class="separator:ga0febbe4cf989073ee8f5ec3ae2eab093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ecd04c6a42bac56f0dbd5640e6aaf0" id="r_ga20ecd04c6a42bac56f0dbd5640e6aaf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20ecd04c6a42bac56f0dbd5640e6aaf0">SYSCFG_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga20ecd04c6a42bac56f0dbd5640e6aaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fadb54ea7fd466c3e19c7478dca8da8" id="r_ga3fadb54ea7fd466c3e19c7478dca8da8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fadb54ea7fd466c3e19c7478dca8da8">SYSCFG_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga3fadb54ea7fd466c3e19c7478dca8da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fa729c1fefbf9c26e09ee8bf727d5b" id="r_ga51fa729c1fefbf9c26e09ee8bf727d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51fa729c1fefbf9c26e09ee8bf727d5b">SYSCFG_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga51fa729c1fefbf9c26e09ee8bf727d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b25444a1ddbe13adec6b33e9309dbe3" id="r_ga1b25444a1ddbe13adec6b33e9309dbe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b25444a1ddbe13adec6b33e9309dbe3">SYSCFG_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga1b25444a1ddbe13adec6b33e9309dbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51337c62111f13e976f73f1f691861" id="r_gaec51337c62111f13e976f73f1f691861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec51337c62111f13e976f73f1f691861">SYSCFG_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:gaec51337c62111f13e976f73f1f691861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e407e96a4e0d2577d2ee1f6165965cb" id="r_ga7e407e96a4e0d2577d2ee1f6165965cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e407e96a4e0d2577d2ee1f6165965cb">SYSCFG_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:ga7e407e96a4e0d2577d2ee1f6165965cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e67d5f26fd40feba7cb0b45b7dc2016" id="r_ga2e67d5f26fd40feba7cb0b45b7dc2016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e67d5f26fd40feba7cb0b45b7dc2016">SYSCFG_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga2e67d5f26fd40feba7cb0b45b7dc2016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947b3938ff1174c1268db938e19eac6c" id="r_ga947b3938ff1174c1268db938e19eac6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga947b3938ff1174c1268db938e19eac6c">SYSCFG_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:ga947b3938ff1174c1268db938e19eac6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6d61abc4707e582365d274774a13c0" id="r_gacb6d61abc4707e582365d274774a13c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacb6d61abc4707e582365d274774a13c0">SYSCFG_TypeDef::RESERVED9</a></td></tr>
<tr class="separator:gacb6d61abc4707e582365d274774a13c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf6d41770fd8dc6473d962b8770a00f" id="r_ga5bf6d41770fd8dc6473d962b8770a00f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5bf6d41770fd8dc6473d962b8770a00f">SYSCFG_TypeDef::RESERVED10</a></td></tr>
<tr class="separator:ga5bf6d41770fd8dc6473d962b8770a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611b251f8aae29cb2a83a985596bb26e" id="r_ga611b251f8aae29cb2a83a985596bb26e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga611b251f8aae29cb2a83a985596bb26e">SYSCFG_TypeDef::RESERVED11</a></td></tr>
<tr class="separator:ga611b251f8aae29cb2a83a985596bb26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e0a9b959869be96bfef32c278c869a" id="r_ga89e0a9b959869be96bfef32c278c869a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89e0a9b959869be96bfef32c278c869a">SYSCFG_TypeDef::RESERVED12</a></td></tr>
<tr class="separator:ga89e0a9b959869be96bfef32c278c869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae037e71a3c59a05d0f81128820b9d9a7" id="r_gae037e71a3c59a05d0f81128820b9d9a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae037e71a3c59a05d0f81128820b9d9a7">SYSCFG_TypeDef::RESERVED13</a></td></tr>
<tr class="separator:gae037e71a3c59a05d0f81128820b9d9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765755fde982b2e6c60f43a9a181cfdb" id="r_ga765755fde982b2e6c60f43a9a181cfdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga765755fde982b2e6c60f43a9a181cfdb">SYSCFG_TypeDef::RESERVED14</a></td></tr>
<tr class="separator:ga765755fde982b2e6c60f43a9a181cfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f777540c487c26bf27e6fa37a644cc" id="r_gab1f777540c487c26bf27e6fa37a644cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></td></tr>
<tr class="separator:gab1f777540c487c26bf27e6fa37a644cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f612b6b3e065e810e5a2fb254d6a40b" id="r_ga9f612b6b3e065e810e5a2fb254d6a40b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></td></tr>
<tr class="separator:ga9f612b6b3e065e810e5a2fb254d6a40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b096b71656f8fb32cd18b4c8b1d2334" id="r_ga3b096b71656f8fb32cd18b4c8b1d2334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></td></tr>
<tr class="separator:ga3b096b71656f8fb32cd18b4c8b1d2334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde8391647d6422b39ab5ba4f13848b" id="r_ga1bde8391647d6422b39ab5ba4f13848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></td></tr>
<tr class="separator:ga1bde8391647d6422b39ab5ba4f13848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b19ffd6acd9c6a5103b93dd64281f63" id="r_ga6b19ffd6acd9c6a5103b93dd64281f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b19ffd6acd9c6a5103b93dd64281f63">SYSCFG_TypeDef::RCR</a></td></tr>
<tr class="separator:ga6b19ffd6acd9c6a5103b93dd64281f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b9bede392fee8a53b449494d0856ec" id="r_ga86b9bede392fee8a53b449494d0856ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86b9bede392fee8a53b449494d0856ec">SYSCFG_TypeDef::CFGR3</a></td></tr>
<tr class="separator:ga86b9bede392fee8a53b449494d0856ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6965791ec3888f3b58e6a4cb9935defa" id="r_ga6965791ec3888f3b58e6a4cb9935defa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6965791ec3888f3b58e6a4cb9935defa">SYSCFG_TypeDef::CFGR4</a></td></tr>
<tr class="separator:ga6965791ec3888f3b58e6a4cb9935defa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9998b0987b32d9a4357c908b844b5499" id="r_ga9998b0987b32d9a4357c908b844b5499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9998b0987b32d9a4357c908b844b5499">HRTIM_Master_TypeDef::MCR</a></td></tr>
<tr class="separator:ga9998b0987b32d9a4357c908b844b5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f74134bdf610c6d36be93f0ce8929d" id="r_gab6f74134bdf610c6d36be93f0ce8929d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6f74134bdf610c6d36be93f0ce8929d">HRTIM_Master_TypeDef::MISR</a></td></tr>
<tr class="separator:gab6f74134bdf610c6d36be93f0ce8929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98d31011d5949f78bd7ed04eef4daf3" id="r_gad98d31011d5949f78bd7ed04eef4daf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad98d31011d5949f78bd7ed04eef4daf3">HRTIM_Master_TypeDef::MICR</a></td></tr>
<tr class="separator:gad98d31011d5949f78bd7ed04eef4daf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb180fbfd563ae250f243b4c212b78e2" id="r_gadb180fbfd563ae250f243b4c212b78e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb180fbfd563ae250f243b4c212b78e2">HRTIM_Master_TypeDef::MDIER</a></td></tr>
<tr class="separator:gadb180fbfd563ae250f243b4c212b78e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757d4382d0b1e41fb980b96507f59b0" id="r_ga8757d4382d0b1e41fb980b96507f59b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8757d4382d0b1e41fb980b96507f59b0">HRTIM_Master_TypeDef::MCNTR</a></td></tr>
<tr class="separator:ga8757d4382d0b1e41fb980b96507f59b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82126cf73ed90dfec65c8dbf7e00f876" id="r_ga82126cf73ed90dfec65c8dbf7e00f876"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga82126cf73ed90dfec65c8dbf7e00f876">HRTIM_Master_TypeDef::MPER</a></td></tr>
<tr class="separator:ga82126cf73ed90dfec65c8dbf7e00f876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd93522e257706f438c3ac0b90bbdad9" id="r_gafd93522e257706f438c3ac0b90bbdad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd93522e257706f438c3ac0b90bbdad9">HRTIM_Master_TypeDef::MREP</a></td></tr>
<tr class="separator:gafd93522e257706f438c3ac0b90bbdad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665ab7f6359138e3ed90c2fef2c8d770" id="r_ga665ab7f6359138e3ed90c2fef2c8d770"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga665ab7f6359138e3ed90c2fef2c8d770">HRTIM_Master_TypeDef::MCMP1R</a></td></tr>
<tr class="separator:ga665ab7f6359138e3ed90c2fef2c8d770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8164842c14abe920e74cdb3d5118f7d" id="r_gac8164842c14abe920e74cdb3d5118f7d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac8164842c14abe920e74cdb3d5118f7d">HRTIM_Master_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:gac8164842c14abe920e74cdb3d5118f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8372aa15145dc78715585799d0d0e13" id="r_gac8372aa15145dc78715585799d0d0e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac8372aa15145dc78715585799d0d0e13">HRTIM_Master_TypeDef::MCMP2R</a></td></tr>
<tr class="separator:gac8372aa15145dc78715585799d0d0e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec37e45045f932ac961e6a1d7f164a9" id="r_ga6ec37e45045f932ac961e6a1d7f164a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ec37e45045f932ac961e6a1d7f164a9">HRTIM_Master_TypeDef::MCMP3R</a></td></tr>
<tr class="separator:ga6ec37e45045f932ac961e6a1d7f164a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba50b97de51e4600d06fe3e9360f5325" id="r_gaba50b97de51e4600d06fe3e9360f5325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba50b97de51e4600d06fe3e9360f5325">HRTIM_Master_TypeDef::MCMP4R</a></td></tr>
<tr class="separator:gaba50b97de51e4600d06fe3e9360f5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143694aea9644b14ef27d32665846d48" id="r_ga143694aea9644b14ef27d32665846d48"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga143694aea9644b14ef27d32665846d48">HRTIM_Master_TypeDef::RESERVED1</a> [20]</td></tr>
<tr class="separator:ga143694aea9644b14ef27d32665846d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9173d3ec7c92223cf50a56603c81badf" id="r_ga9173d3ec7c92223cf50a56603c81badf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9173d3ec7c92223cf50a56603c81badf">HRTIM_Timerx_TypeDef::TIMxCR</a></td></tr>
<tr class="separator:ga9173d3ec7c92223cf50a56603c81badf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9028b493d2d6dcc89bfbb8b5ee966" id="r_ga2fa9028b493d2d6dcc89bfbb8b5ee966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2fa9028b493d2d6dcc89bfbb8b5ee966">HRTIM_Timerx_TypeDef::TIMxISR</a></td></tr>
<tr class="separator:ga2fa9028b493d2d6dcc89bfbb8b5ee966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5297297806a11928502dcb425980155" id="r_gad5297297806a11928502dcb425980155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5297297806a11928502dcb425980155">HRTIM_Timerx_TypeDef::TIMxICR</a></td></tr>
<tr class="separator:gad5297297806a11928502dcb425980155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf006efa59d4c5abf790bd70a3efcf4c0" id="r_gaf006efa59d4c5abf790bd70a3efcf4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf006efa59d4c5abf790bd70a3efcf4c0">HRTIM_Timerx_TypeDef::TIMxDIER</a></td></tr>
<tr class="separator:gaf006efa59d4c5abf790bd70a3efcf4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e884b308a1a4585d824e0d5409e134" id="r_ga77e884b308a1a4585d824e0d5409e134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77e884b308a1a4585d824e0d5409e134">HRTIM_Timerx_TypeDef::CNTxR</a></td></tr>
<tr class="separator:ga77e884b308a1a4585d824e0d5409e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c788126b805e9f93be51becea18c12" id="r_gaf0c788126b805e9f93be51becea18c12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf0c788126b805e9f93be51becea18c12">HRTIM_Timerx_TypeDef::PERxR</a></td></tr>
<tr class="separator:gaf0c788126b805e9f93be51becea18c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4df3ee9d5dd2f809b6def3fa76cdc33" id="r_gac4df3ee9d5dd2f809b6def3fa76cdc33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4df3ee9d5dd2f809b6def3fa76cdc33">HRTIM_Timerx_TypeDef::REPxR</a></td></tr>
<tr class="separator:gac4df3ee9d5dd2f809b6def3fa76cdc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99afb27e2918e21b7e3b21e2f67669de" id="r_ga99afb27e2918e21b7e3b21e2f67669de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99afb27e2918e21b7e3b21e2f67669de">HRTIM_Timerx_TypeDef::CMP1xR</a></td></tr>
<tr class="separator:ga99afb27e2918e21b7e3b21e2f67669de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3487083f99a3af25430c110f4366ec80" id="r_ga3487083f99a3af25430c110f4366ec80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3487083f99a3af25430c110f4366ec80">HRTIM_Timerx_TypeDef::CMP1CxR</a></td></tr>
<tr class="separator:ga3487083f99a3af25430c110f4366ec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cca425b1c6a0c892cdf8759d43861b0" id="r_ga0cca425b1c6a0c892cdf8759d43861b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0cca425b1c6a0c892cdf8759d43861b0">HRTIM_Timerx_TypeDef::CMP2xR</a></td></tr>
<tr class="separator:ga0cca425b1c6a0c892cdf8759d43861b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf076ad5f9041deb329c9c0e92aae6105" id="r_gaf076ad5f9041deb329c9c0e92aae6105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf076ad5f9041deb329c9c0e92aae6105">HRTIM_Timerx_TypeDef::CMP3xR</a></td></tr>
<tr class="separator:gaf076ad5f9041deb329c9c0e92aae6105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fba4a76e2736a86f44e1f7588cc3e31" id="r_ga3fba4a76e2736a86f44e1f7588cc3e31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fba4a76e2736a86f44e1f7588cc3e31">HRTIM_Timerx_TypeDef::CMP4xR</a></td></tr>
<tr class="separator:ga3fba4a76e2736a86f44e1f7588cc3e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e2704f413deec31900cdbf751b689e" id="r_ga79e2704f413deec31900cdbf751b689e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga79e2704f413deec31900cdbf751b689e">HRTIM_Timerx_TypeDef::CPT1xR</a></td></tr>
<tr class="separator:ga79e2704f413deec31900cdbf751b689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ac0b59a9585af116bbae29dcf76c78" id="r_ga41ac0b59a9585af116bbae29dcf76c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga41ac0b59a9585af116bbae29dcf76c78">HRTIM_Timerx_TypeDef::CPT2xR</a></td></tr>
<tr class="separator:ga41ac0b59a9585af116bbae29dcf76c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606bf1818b1a46dcf9b1c5b6332c10f2" id="r_ga606bf1818b1a46dcf9b1c5b6332c10f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga606bf1818b1a46dcf9b1c5b6332c10f2">HRTIM_Timerx_TypeDef::DTxR</a></td></tr>
<tr class="separator:ga606bf1818b1a46dcf9b1c5b6332c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66ec58de15ad11e193a131600a8ca79" id="r_gaf66ec58de15ad11e193a131600a8ca79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf66ec58de15ad11e193a131600a8ca79">HRTIM_Timerx_TypeDef::SETx1R</a></td></tr>
<tr class="separator:gaf66ec58de15ad11e193a131600a8ca79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47efe68443b75c5539907d539ca9c668" id="r_ga47efe68443b75c5539907d539ca9c668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga47efe68443b75c5539907d539ca9c668">HRTIM_Timerx_TypeDef::RSTx1R</a></td></tr>
<tr class="separator:ga47efe68443b75c5539907d539ca9c668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bfd9548d77716a2f5258b9aa1b3f9" id="r_ga3c9bfd9548d77716a2f5258b9aa1b3f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3c9bfd9548d77716a2f5258b9aa1b3f9">HRTIM_Timerx_TypeDef::SETx2R</a></td></tr>
<tr class="separator:ga3c9bfd9548d77716a2f5258b9aa1b3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a32d4e45ee9819ed5f2be2050c28b03" id="r_ga2a32d4e45ee9819ed5f2be2050c28b03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2a32d4e45ee9819ed5f2be2050c28b03">HRTIM_Timerx_TypeDef::RSTx2R</a></td></tr>
<tr class="separator:ga2a32d4e45ee9819ed5f2be2050c28b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f5ec80fdc4b1e67fccfdb18be44962" id="r_ga21f5ec80fdc4b1e67fccfdb18be44962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21f5ec80fdc4b1e67fccfdb18be44962">HRTIM_Timerx_TypeDef::EEFxR1</a></td></tr>
<tr class="separator:ga21f5ec80fdc4b1e67fccfdb18be44962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b47f7b4dcace4e42968ea4197082f22" id="r_ga4b47f7b4dcace4e42968ea4197082f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b47f7b4dcace4e42968ea4197082f22">HRTIM_Timerx_TypeDef::EEFxR2</a></td></tr>
<tr class="separator:ga4b47f7b4dcace4e42968ea4197082f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac91eb77423dc5391d030c5be66fc5a" id="r_ga8ac91eb77423dc5391d030c5be66fc5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ac91eb77423dc5391d030c5be66fc5a">HRTIM_Timerx_TypeDef::RSTxR</a></td></tr>
<tr class="separator:ga8ac91eb77423dc5391d030c5be66fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e35cbbb5a692c210ac2463c018e4a7" id="r_ga28e35cbbb5a692c210ac2463c018e4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28e35cbbb5a692c210ac2463c018e4a7">HRTIM_Timerx_TypeDef::CHPxR</a></td></tr>
<tr class="separator:ga28e35cbbb5a692c210ac2463c018e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17150de9b4e785a92682bf66d8c788a" id="r_gad17150de9b4e785a92682bf66d8c788a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad17150de9b4e785a92682bf66d8c788a">HRTIM_Timerx_TypeDef::CPT1xCR</a></td></tr>
<tr class="separator:gad17150de9b4e785a92682bf66d8c788a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d91e254b579bd9e28e5a92b3039b067" id="r_ga5d91e254b579bd9e28e5a92b3039b067"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d91e254b579bd9e28e5a92b3039b067">HRTIM_Timerx_TypeDef::CPT2xCR</a></td></tr>
<tr class="separator:ga5d91e254b579bd9e28e5a92b3039b067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3842853c6157e11aface4a32f35a92" id="r_ga9f3842853c6157e11aface4a32f35a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f3842853c6157e11aface4a32f35a92">HRTIM_Timerx_TypeDef::OUTxR</a></td></tr>
<tr class="separator:ga9f3842853c6157e11aface4a32f35a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f3963811d99c5adbf763eb411f7647" id="r_gaf6f3963811d99c5adbf763eb411f7647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6f3963811d99c5adbf763eb411f7647">HRTIM_Timerx_TypeDef::FLTxR</a></td></tr>
<tr class="separator:gaf6f3963811d99c5adbf763eb411f7647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4536c87894593f3aaa9c98a88e1e144" id="r_gaa4536c87894593f3aaa9c98a88e1e144"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4536c87894593f3aaa9c98a88e1e144">HRTIM_Timerx_TypeDef::RESERVED0</a> [5]</td></tr>
<tr class="separator:gaa4536c87894593f3aaa9c98a88e1e144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f4359b1525d1f2feefdf8a3ce35d04" id="r_ga89f4359b1525d1f2feefdf8a3ce35d04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89f4359b1525d1f2feefdf8a3ce35d04">HRTIM_Common_TypeDef::CR1</a></td></tr>
<tr class="separator:ga89f4359b1525d1f2feefdf8a3ce35d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6b54d79983f6826c486d803108b3ec" id="r_ga2c6b54d79983f6826c486d803108b3ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2c6b54d79983f6826c486d803108b3ec">HRTIM_Common_TypeDef::CR2</a></td></tr>
<tr class="separator:ga2c6b54d79983f6826c486d803108b3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5256abc4772559db27a907d19fb54" id="r_ga6af5256abc4772559db27a907d19fb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6af5256abc4772559db27a907d19fb54">HRTIM_Common_TypeDef::ISR</a></td></tr>
<tr class="separator:ga6af5256abc4772559db27a907d19fb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad110cb18195f415e8575c76d9795d66b" id="r_gad110cb18195f415e8575c76d9795d66b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad110cb18195f415e8575c76d9795d66b">HRTIM_Common_TypeDef::ICR</a></td></tr>
<tr class="separator:gad110cb18195f415e8575c76d9795d66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa46777127ca968055809f6939369b07" id="r_gaaa46777127ca968055809f6939369b07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa46777127ca968055809f6939369b07">HRTIM_Common_TypeDef::IER</a></td></tr>
<tr class="separator:gaaa46777127ca968055809f6939369b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948696e86ea3388cb8cd94cb924e6adb" id="r_ga948696e86ea3388cb8cd94cb924e6adb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga948696e86ea3388cb8cd94cb924e6adb">HRTIM_Common_TypeDef::OENR</a></td></tr>
<tr class="separator:ga948696e86ea3388cb8cd94cb924e6adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0d5fc22ce6426498473ec63be8577c" id="r_gafc0d5fc22ce6426498473ec63be8577c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafc0d5fc22ce6426498473ec63be8577c">HRTIM_Common_TypeDef::ODISR</a></td></tr>
<tr class="separator:gafc0d5fc22ce6426498473ec63be8577c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf167844da1fea363b0e0cfb2995b1f1" id="r_gabf167844da1fea363b0e0cfb2995b1f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabf167844da1fea363b0e0cfb2995b1f1">HRTIM_Common_TypeDef::ODSR</a></td></tr>
<tr class="separator:gabf167844da1fea363b0e0cfb2995b1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84677e09b97c210707927b4ee3d32942" id="r_ga84677e09b97c210707927b4ee3d32942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84677e09b97c210707927b4ee3d32942">HRTIM_Common_TypeDef::BMCR</a></td></tr>
<tr class="separator:ga84677e09b97c210707927b4ee3d32942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c73075443374fe48c5907ae64bda3d" id="r_gae2c73075443374fe48c5907ae64bda3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2c73075443374fe48c5907ae64bda3d">HRTIM_Common_TypeDef::BMTRGR</a></td></tr>
<tr class="separator:gae2c73075443374fe48c5907ae64bda3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cf0c13fecf45c47060f2c0f2232ae8" id="r_gae3cf0c13fecf45c47060f2c0f2232ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae3cf0c13fecf45c47060f2c0f2232ae8">HRTIM_Common_TypeDef::BMCMPR</a></td></tr>
<tr class="separator:gae3cf0c13fecf45c47060f2c0f2232ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b0b54e3f736f3f945430499aaa8ef3" id="r_ga94b0b54e3f736f3f945430499aaa8ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga94b0b54e3f736f3f945430499aaa8ef3">HRTIM_Common_TypeDef::BMPER</a></td></tr>
<tr class="separator:ga94b0b54e3f736f3f945430499aaa8ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65176a38f64ac9fc452595623c3fdfdf" id="r_ga65176a38f64ac9fc452595623c3fdfdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga65176a38f64ac9fc452595623c3fdfdf">HRTIM_Common_TypeDef::EECR1</a></td></tr>
<tr class="separator:ga65176a38f64ac9fc452595623c3fdfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84636e1b7e1f1968569803c24fb7db98" id="r_ga84636e1b7e1f1968569803c24fb7db98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84636e1b7e1f1968569803c24fb7db98">HRTIM_Common_TypeDef::EECR2</a></td></tr>
<tr class="separator:ga84636e1b7e1f1968569803c24fb7db98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f36bdf56cf52b63b06cc8ddd54f235" id="r_ga41f36bdf56cf52b63b06cc8ddd54f235"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga41f36bdf56cf52b63b06cc8ddd54f235">HRTIM_Common_TypeDef::EECR3</a></td></tr>
<tr class="separator:ga41f36bdf56cf52b63b06cc8ddd54f235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6997817a642785a6b7bb6a9224d2663" id="r_gae6997817a642785a6b7bb6a9224d2663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae6997817a642785a6b7bb6a9224d2663">HRTIM_Common_TypeDef::ADC1R</a></td></tr>
<tr class="separator:gae6997817a642785a6b7bb6a9224d2663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2a9247ff62e95c5ef837885aedcfa0" id="r_gaca2a9247ff62e95c5ef837885aedcfa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca2a9247ff62e95c5ef837885aedcfa0">HRTIM_Common_TypeDef::ADC2R</a></td></tr>
<tr class="separator:gaca2a9247ff62e95c5ef837885aedcfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab369f305ef755734780685591352b6d5" id="r_gab369f305ef755734780685591352b6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab369f305ef755734780685591352b6d5">HRTIM_Common_TypeDef::ADC3R</a></td></tr>
<tr class="separator:gab369f305ef755734780685591352b6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239081534d01e2a85a7eea45274fcd25" id="r_ga239081534d01e2a85a7eea45274fcd25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga239081534d01e2a85a7eea45274fcd25">HRTIM_Common_TypeDef::ADC4R</a></td></tr>
<tr class="separator:ga239081534d01e2a85a7eea45274fcd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165de25f7a95301f28092b8caa9a8375" id="r_ga165de25f7a95301f28092b8caa9a8375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga165de25f7a95301f28092b8caa9a8375">HRTIM_Common_TypeDef::DLLCR</a></td></tr>
<tr class="separator:ga165de25f7a95301f28092b8caa9a8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6100cd9090828bfdbedb8d274b63983e" id="r_ga6100cd9090828bfdbedb8d274b63983e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6100cd9090828bfdbedb8d274b63983e">HRTIM_Common_TypeDef::FLTINR1</a></td></tr>
<tr class="separator:ga6100cd9090828bfdbedb8d274b63983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535a7da497279a07685a59c8efc9169" id="r_ga3535a7da497279a07685a59c8efc9169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3535a7da497279a07685a59c8efc9169">HRTIM_Common_TypeDef::FLTINR2</a></td></tr>
<tr class="separator:ga3535a7da497279a07685a59c8efc9169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a17eae2ce7f3305d983fe6048cbc8a" id="r_ga70a17eae2ce7f3305d983fe6048cbc8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga70a17eae2ce7f3305d983fe6048cbc8a">HRTIM_Common_TypeDef::BDMUPR</a></td></tr>
<tr class="separator:ga70a17eae2ce7f3305d983fe6048cbc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7825b4fb16ed6c26323f3d8e5ecd5e6b" id="r_ga7825b4fb16ed6c26323f3d8e5ecd5e6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7825b4fb16ed6c26323f3d8e5ecd5e6b">HRTIM_Common_TypeDef::BDTAUPR</a></td></tr>
<tr class="separator:ga7825b4fb16ed6c26323f3d8e5ecd5e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc14aed1de9b5f0e8c82b37e1d757dce" id="r_gabc14aed1de9b5f0e8c82b37e1d757dce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabc14aed1de9b5f0e8c82b37e1d757dce">HRTIM_Common_TypeDef::BDTBUPR</a></td></tr>
<tr class="separator:gabc14aed1de9b5f0e8c82b37e1d757dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832e17c5a214273063420caa7c02caaa" id="r_ga832e17c5a214273063420caa7c02caaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga832e17c5a214273063420caa7c02caaa">HRTIM_Common_TypeDef::BDTCUPR</a></td></tr>
<tr class="separator:ga832e17c5a214273063420caa7c02caaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e95bab456e42a39305cdd89c2d2d6" id="r_gadf6e95bab456e42a39305cdd89c2d2d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf6e95bab456e42a39305cdd89c2d2d6">HRTIM_Common_TypeDef::BDTDUPR</a></td></tr>
<tr class="separator:gadf6e95bab456e42a39305cdd89c2d2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1112a23e85aca1a05904f35a21ad3d12" id="r_ga1112a23e85aca1a05904f35a21ad3d12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1112a23e85aca1a05904f35a21ad3d12">HRTIM_Common_TypeDef::BDTEUPR</a></td></tr>
<tr class="separator:ga1112a23e85aca1a05904f35a21ad3d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0ce2c57c227823c9878fbf43cf8c8f" id="r_ga2f0ce2c57c227823c9878fbf43cf8c8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2f0ce2c57c227823c9878fbf43cf8c8f">HRTIM_Common_TypeDef::BDMADR</a></td></tr>
<tr class="separator:ga2f0ce2c57c227823c9878fbf43cf8c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9745df96e98f3cdc2d05ccefce681f64" id="r_ga9745df96e98f3cdc2d05ccefce681f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></td></tr>
<tr class="separator:ga9745df96e98f3cdc2d05ccefce681f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b1ff4376683dd2896ea8b32ded05b2" id="r_ga89b1ff4376683dd2896ea8b32ded05b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></td></tr>
<tr class="separator:ga89b1ff4376683dd2896ea8b32ded05b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1053a65a21af0d27afe1bf9cf7b7aca7" id="r_ga1053a65a21af0d27afe1bf9cf7b7aca7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></td></tr>
<tr class="separator:ga1053a65a21af0d27afe1bf9cf7b7aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005e656f528aaad28d70d61c9db9b81" id="r_gaa005e656f528aaad28d70d61c9db9b81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></td></tr>
<tr class="separator:gaa005e656f528aaad28d70d61c9db9b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20f76044c11042dde41c1060853fb82" id="r_gaa20f76044c11042dde41c1060853fb82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa20f76044c11042dde41c1060853fb82">ADC_TypeDef::JOFR2</a></td></tr>
<tr class="separator:gaa20f76044c11042dde41c1060853fb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c78142f6edf8122384263878d09015" id="r_gae9c78142f6edf8122384263878d09015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9c78142f6edf8122384263878d09015">ADC_TypeDef::JOFR3</a></td></tr>
<tr class="separator:gae9c78142f6edf8122384263878d09015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5c1a5aaa8b286317f923482e09d35" id="r_ga92f5c1a5aaa8b286317f923482e09d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga92f5c1a5aaa8b286317f923482e09d35">ADC_TypeDef::JOFR4</a></td></tr>
<tr class="separator:ga92f5c1a5aaa8b286317f923482e09d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297ac2d83a1837bfdc0333474b977de0" id="r_ga297ac2d83a1837bfdc0333474b977de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></td></tr>
<tr class="separator:ga297ac2d83a1837bfdc0333474b977de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaf8050fb01739206a92c9ad610f396" id="r_gafdaf8050fb01739206a92c9ad610f396"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdaf8050fb01739206a92c9ad610f396">ADC_TypeDef::LTR</a></td></tr>
<tr class="separator:gafdaf8050fb01739206a92c9ad610f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab272f34d3acb1edeaaeaf087b284d77f" id="r_gab272f34d3acb1edeaaeaf087b284d77f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab272f34d3acb1edeaaeaf087b284d77f">CEC_TypeDef::CR</a></td></tr>
<tr class="separator:gab272f34d3acb1edeaaeaf087b284d77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a55cd277c20e5c5ad228fd9013d014" id="r_ga91a55cd277c20e5c5ad228fd9013d014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga91a55cd277c20e5c5ad228fd9013d014">CEC_TypeDef::CFGR</a></td></tr>
<tr class="separator:ga91a55cd277c20e5c5ad228fd9013d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8a4703a2a87dcd4d1d7b1f38bd464" id="r_gab8d8a4703a2a87dcd4d1d7b1f38bd464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab8d8a4703a2a87dcd4d1d7b1f38bd464">CEC_TypeDef::TXDR</a></td></tr>
<tr class="separator:gab8d8a4703a2a87dcd4d1d7b1f38bd464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bc7566d4fe07776fc8e5b2ace32981" id="r_gae2bc7566d4fe07776fc8e5b2ace32981"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2bc7566d4fe07776fc8e5b2ace32981">CEC_TypeDef::RXDR</a></td></tr>
<tr class="separator:gae2bc7566d4fe07776fc8e5b2ace32981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e736a0aa1304172139d21b9d75c08a" id="r_gae4e736a0aa1304172139d21b9d75c08a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae4e736a0aa1304172139d21b9d75c08a">CEC_TypeDef::ISR</a></td></tr>
<tr class="separator:gae4e736a0aa1304172139d21b9d75c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbba4df34183910fdc40fb2c4918e303" id="r_gacbba4df34183910fdc40fb2c4918e303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacbba4df34183910fdc40fb2c4918e303">CEC_TypeDef::IER</a></td></tr>
<tr class="separator:gacbba4df34183910fdc40fb2c4918e303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6e9648b0861f679699f000c696a89d" id="r_ga6d6e9648b0861f679699f000c696a89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d6e9648b0861f679699f000c696a89d">COMP1_2_TypeDef::CSR</a></td></tr>
<tr class="separator:ga6d6e9648b0861f679699f000c696a89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9b2467694436de31c28abf55342668" id="r_ga0c9b2467694436de31c28abf55342668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0c9b2467694436de31c28abf55342668">COMP_TypeDef::CSR</a></td></tr>
<tr class="separator:ga0c9b2467694436de31c28abf55342668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5163baa7563204840a69aee0543b76b7" id="r_ga5163baa7563204840a69aee0543b76b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5163baa7563204840a69aee0543b76b7">SYSCFG_TypeDef::RESERVED</a></td></tr>
<tr class="separator:ga5163baa7563204840a69aee0543b76b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ad73082bde7d74010aac16bd373fc" id="r_ga181ad73082bde7d74010aac16bd373fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga181ad73082bde7d74010aac16bd373fc">RTC_TypeDef::BKP16R</a></td></tr>
<tr class="separator:ga181ad73082bde7d74010aac16bd373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a305a8e00b357f28daef5041e5a8b1" id="r_ga90a305a8e00b357f28daef5041e5a8b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga90a305a8e00b357f28daef5041e5a8b1">RTC_TypeDef::BKP17R</a></td></tr>
<tr class="separator:ga90a305a8e00b357f28daef5041e5a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171288f82cab2623832de779fb435d74" id="r_ga171288f82cab2623832de779fb435d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga171288f82cab2623832de779fb435d74">RTC_TypeDef::BKP18R</a></td></tr>
<tr class="separator:ga171288f82cab2623832de779fb435d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993f54e8feff9254f795dfd3e000fc55" id="r_ga993f54e8feff9254f795dfd3e000fc55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga993f54e8feff9254f795dfd3e000fc55">RTC_TypeDef::BKP19R</a></td></tr>
<tr class="separator:ga993f54e8feff9254f795dfd3e000fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e391ffa70a17dc5f95a841b5ec7554c" id="r_ga3e391ffa70a17dc5f95a841b5ec7554c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3e391ffa70a17dc5f95a841b5ec7554c">RTC_TypeDef::BKP20R</a></td></tr>
<tr class="separator:ga3e391ffa70a17dc5f95a841b5ec7554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170847c24f166be0939a6eaeed7eeeee" id="r_ga170847c24f166be0939a6eaeed7eeeee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga170847c24f166be0939a6eaeed7eeeee">RTC_TypeDef::BKP21R</a></td></tr>
<tr class="separator:ga170847c24f166be0939a6eaeed7eeeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679ec46535cae5149dc4d84e7c5d985c" id="r_ga679ec46535cae5149dc4d84e7c5d985c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga679ec46535cae5149dc4d84e7c5d985c">RTC_TypeDef::BKP22R</a></td></tr>
<tr class="separator:ga679ec46535cae5149dc4d84e7c5d985c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7836b793c4ecc58a27733329f26550a7" id="r_ga7836b793c4ecc58a27733329f26550a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7836b793c4ecc58a27733329f26550a7">RTC_TypeDef::BKP23R</a></td></tr>
<tr class="separator:ga7836b793c4ecc58a27733329f26550a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe68a89c3a7c2620bb0f286d3f58eea" id="r_gabfe68a89c3a7c2620bb0f286d3f58eea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabfe68a89c3a7c2620bb0f286d3f58eea">RTC_TypeDef::BKP24R</a></td></tr>
<tr class="separator:gabfe68a89c3a7c2620bb0f286d3f58eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052e275100e4b202808fa4bbe9d5515d" id="r_ga052e275100e4b202808fa4bbe9d5515d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga052e275100e4b202808fa4bbe9d5515d">RTC_TypeDef::BKP25R</a></td></tr>
<tr class="separator:ga052e275100e4b202808fa4bbe9d5515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa12210df2df47a6276270a2b7b2d038" id="r_gaaa12210df2df47a6276270a2b7b2d038"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa12210df2df47a6276270a2b7b2d038">RTC_TypeDef::BKP26R</a></td></tr>
<tr class="separator:gaaa12210df2df47a6276270a2b7b2d038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5879b0d3796b1c291f64dbaa57653624" id="r_ga5879b0d3796b1c291f64dbaa57653624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5879b0d3796b1c291f64dbaa57653624">RTC_TypeDef::BKP27R</a></td></tr>
<tr class="separator:ga5879b0d3796b1c291f64dbaa57653624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26829bfe028b5882d523e7035eb497" id="r_gabd26829bfe028b5882d523e7035eb497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabd26829bfe028b5882d523e7035eb497">RTC_TypeDef::BKP28R</a></td></tr>
<tr class="separator:gabd26829bfe028b5882d523e7035eb497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa240211cf23c5822f4ac9c690a7a248c" id="r_gaa240211cf23c5822f4ac9c690a7a248c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa240211cf23c5822f4ac9c690a7a248c">RTC_TypeDef::BKP29R</a></td></tr>
<tr class="separator:gaa240211cf23c5822f4ac9c690a7a248c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b51e2f18c68ea5af816d1f231b7ec6" id="r_ga32b51e2f18c68ea5af816d1f231b7ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga32b51e2f18c68ea5af816d1f231b7ec6">RTC_TypeDef::BKP30R</a></td></tr>
<tr class="separator:ga32b51e2f18c68ea5af816d1f231b7ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bccd0b2feecc2e2159898857bab6d89" id="r_ga4bccd0b2feecc2e2159898857bab6d89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4bccd0b2feecc2e2159898857bab6d89">RTC_TypeDef::BKP31R</a></td></tr>
<tr class="separator:ga4bccd0b2feecc2e2159898857bab6d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03220df1dc4bf9d933691467643af88f" id="r_ga03220df1dc4bf9d933691467643af88f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03220df1dc4bf9d933691467643af88f">SDADC_TypeDef::CR1</a></td></tr>
<tr class="separator:ga03220df1dc4bf9d933691467643af88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3caf133cf8db3730f6ae55b2bc26e0" id="r_ga2b3caf133cf8db3730f6ae55b2bc26e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b3caf133cf8db3730f6ae55b2bc26e0">SDADC_TypeDef::CR2</a></td></tr>
<tr class="separator:ga2b3caf133cf8db3730f6ae55b2bc26e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22de9439613b9139b0bd377b9263cbe2" id="r_ga22de9439613b9139b0bd377b9263cbe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22de9439613b9139b0bd377b9263cbe2">SDADC_TypeDef::ISR</a></td></tr>
<tr class="separator:ga22de9439613b9139b0bd377b9263cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ac57ea8bf133c639f13c3178c73db6" id="r_ga01ac57ea8bf133c639f13c3178c73db6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga01ac57ea8bf133c639f13c3178c73db6">SDADC_TypeDef::CLRISR</a></td></tr>
<tr class="separator:ga01ac57ea8bf133c639f13c3178c73db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d69d1c76df513fac2d0547f68b5e71" id="r_ga53d69d1c76df513fac2d0547f68b5e71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga53d69d1c76df513fac2d0547f68b5e71">SDADC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga53d69d1c76df513fac2d0547f68b5e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729b244ace458d4d14be3a95b1d3df8e" id="r_ga729b244ace458d4d14be3a95b1d3df8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga729b244ace458d4d14be3a95b1d3df8e">SDADC_TypeDef::JCHGR</a></td></tr>
<tr class="separator:ga729b244ace458d4d14be3a95b1d3df8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0335d31a1f142ab44d1c01cadd2a85ec" id="r_ga0335d31a1f142ab44d1c01cadd2a85ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0335d31a1f142ab44d1c01cadd2a85ec">SDADC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga0335d31a1f142ab44d1c01cadd2a85ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b76183ef00fad76aad28073c8da7eb9" id="r_ga4b76183ef00fad76aad28073c8da7eb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b76183ef00fad76aad28073c8da7eb9">SDADC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga4b76183ef00fad76aad28073c8da7eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbb7dd33d33d701d8f1c503a74966bb" id="r_ga9fbb7dd33d33d701d8f1c503a74966bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9fbb7dd33d33d701d8f1c503a74966bb">SDADC_TypeDef::CONF0R</a></td></tr>
<tr class="separator:ga9fbb7dd33d33d701d8f1c503a74966bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4517309c684ebbc175913eec5653eea9" id="r_ga4517309c684ebbc175913eec5653eea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4517309c684ebbc175913eec5653eea9">SDADC_TypeDef::CONF1R</a></td></tr>
<tr class="separator:ga4517309c684ebbc175913eec5653eea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aff99e7062b5815ebf6ab82a89e37a4" id="r_ga2aff99e7062b5815ebf6ab82a89e37a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2aff99e7062b5815ebf6ab82a89e37a4">SDADC_TypeDef::CONF2R</a></td></tr>
<tr class="separator:ga2aff99e7062b5815ebf6ab82a89e37a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6586bf796e3afd95db81ae93626391a6" id="r_ga6586bf796e3afd95db81ae93626391a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6586bf796e3afd95db81ae93626391a6">SDADC_TypeDef::RESERVED3</a> [5]</td></tr>
<tr class="separator:ga6586bf796e3afd95db81ae93626391a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe735be6e34542bae06f7ac5cbd5862f" id="r_gafe735be6e34542bae06f7ac5cbd5862f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe735be6e34542bae06f7ac5cbd5862f">SDADC_TypeDef::CONFCHR1</a></td></tr>
<tr class="separator:gafe735be6e34542bae06f7ac5cbd5862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d87ba5c536d70f8b47b82310836a868" id="r_ga4d87ba5c536d70f8b47b82310836a868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d87ba5c536d70f8b47b82310836a868">SDADC_TypeDef::CONFCHR2</a></td></tr>
<tr class="separator:ga4d87ba5c536d70f8b47b82310836a868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b21703ade57aad74d4e7acbdbeed78" id="r_ga52b21703ade57aad74d4e7acbdbeed78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga52b21703ade57aad74d4e7acbdbeed78">SDADC_TypeDef::RESERVED4</a> [6]</td></tr>
<tr class="separator:ga52b21703ade57aad74d4e7acbdbeed78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b05dd051600d4b189bd93d324be146" id="r_gac6b05dd051600d4b189bd93d324be146"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac6b05dd051600d4b189bd93d324be146">SDADC_TypeDef::JDATAR</a></td></tr>
<tr class="separator:gac6b05dd051600d4b189bd93d324be146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f114e285adf2978b48a51b21ea4e5c1" id="r_ga6f114e285adf2978b48a51b21ea4e5c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6f114e285adf2978b48a51b21ea4e5c1">SDADC_TypeDef::RDATAR</a></td></tr>
<tr class="separator:ga6f114e285adf2978b48a51b21ea4e5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698fec51f1524929fb87b15e441e769" id="r_gab698fec51f1524929fb87b15e441e769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab698fec51f1524929fb87b15e441e769">SDADC_TypeDef::RESERVED5</a> [2]</td></tr>
<tr class="separator:gab698fec51f1524929fb87b15e441e769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074f6d5689e2b7752ef3de448bd98846" id="r_ga074f6d5689e2b7752ef3de448bd98846"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga074f6d5689e2b7752ef3de448bd98846">SDADC_TypeDef::JDATA12R</a></td></tr>
<tr class="separator:ga074f6d5689e2b7752ef3de448bd98846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a428d8f9a2b37702311b67fb4aa555" id="r_ga48a428d8f9a2b37702311b67fb4aa555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga48a428d8f9a2b37702311b67fb4aa555">SDADC_TypeDef::RDATA12R</a></td></tr>
<tr class="separator:ga48a428d8f9a2b37702311b67fb4aa555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e33ce811bbbc361d2aea5b81821129b" id="r_ga6e33ce811bbbc361d2aea5b81821129b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6e33ce811bbbc361d2aea5b81821129b">SDADC_TypeDef::JDATA13R</a></td></tr>
<tr class="separator:ga6e33ce811bbbc361d2aea5b81821129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2058b0f7008db6a1dd540a5299bb87c8" id="r_ga2058b0f7008db6a1dd540a5299bb87c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2058b0f7008db6a1dd540a5299bb87c8">SDADC_TypeDef::RDATA13R</a></td></tr>
<tr class="separator:ga2058b0f7008db6a1dd540a5299bb87c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaaf432a8a8948613f4f66fcace5d2e5fe" name="gaaf432a8a8948613f4f66fcace5d2e5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf432a8a8948613f4f66fcace5d2e5fe">&#9670;&#160;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH access control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gae6997817a642785a6b7bb6a9224d2663" name="gae6997817a642785a6b7bb6a9224d2663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6997817a642785a6b7bb6a9224d2663">&#9670;&#160;</a></span>ADC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 1 register, Address offset: 0x3C </p>

</div>
</div>
<a id="gaca2a9247ff62e95c5ef837885aedcfa0" name="gaca2a9247ff62e95c5ef837885aedcfa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca2a9247ff62e95c5ef837885aedcfa0">&#9670;&#160;</a></span>ADC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 2 register, Address offset: 0x40 </p>

</div>
</div>
<a id="gab369f305ef755734780685591352b6d5" name="gab369f305ef755734780685591352b6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab369f305ef755734780685591352b6d5">&#9670;&#160;</a></span>ADC3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 3 register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga239081534d01e2a85a7eea45274fcd25" name="ga239081534d01e2a85a7eea45274fcd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239081534d01e2a85a7eea45274fcd25">&#9670;&#160;</a></span>ADC4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ADC4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 4 register, Address offset: 0x48 </p>

</div>
</div>
<a id="gaf5b9bb2c6faec85580a3113de9af2fd0" name="gaf5b9bb2c6faec85580a3113de9af2fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5b9bb2c6faec85580a3113de9af2fd0">&#9670;&#160;</a></span>AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::AFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO alternate function registers, Address offset: 0x20-0x24 </p>

</div>
</div>
<a id="gabaebc9204bbc1708356435a5a01e70eb" name="gabaebc9204bbc1708356435a5a01e70eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaebc9204bbc1708356435a5a01e70eb">&#9670;&#160;</a></span>AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga46a098b026c5e85770e7a7f05a35d49c" name="ga46a098b026c5e85770e7a7f05a35d49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a098b026c5e85770e7a7f05a35d49c">&#9670;&#160;</a></span>AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="gad7e54d5c5a4b9fd1e26aca85b1e36c7f" name="gad7e54d5c5a4b9fd1e26aca85b1e36c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">&#9670;&#160;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x1C </p>

</div>
</div>
<a id="gac5b2e3c0dcdcb569f3fe15dfe3794bc1" name="gac5b2e3c0dcdcb569f3fe15dfe3794bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">&#9670;&#160;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga9816616e1f00955c8982469d0dd9c953" name="ga9816616e1f00955c8982469d0dd9c953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9816616e1f00955c8982469d0dd9c953">&#9670;&#160;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga249009cd672e7bcd52df1a41de4619e1" name="ga249009cd672e7bcd52df1a41de4619e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249009cd672e7bcd52df1a41de4619e1">&#9670;&#160;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>

</div>
</div>
<a id="gaec7622ba90341c9faf843d9ee54a759f" name="gaec7622ba90341c9faf843d9ee54a759f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec7622ba90341c9faf843d9ee54a759f">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x1C </p>

</div>
</div>
<a id="gaac341c7e09cd5224327eeb7d9f122bed" name="gaac341c7e09cd5224327eeb7d9f122bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac341c7e09cd5224327eeb7d9f122bed">&#9670;&#160;</a></span>APB1FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::APB1FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB1 freeze register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga600f4d6d592f43edb2fc653c5cba023a" name="ga600f4d6d592f43edb2fc653c5cba023a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600f4d6d592f43edb2fc653c5cba023a">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga619b4c22f630a269dfd0c331f90f6868" name="ga619b4c22f630a269dfd0c331f90f6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619b4c22f630a269dfd0c331f90f6868">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga011f892d86367dbe786964b14bc515a6" name="ga011f892d86367dbe786964b14bc515a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011f892d86367dbe786964b14bc515a6">&#9670;&#160;</a></span>APB2FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::APB2FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB2 freeze register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga4491ab20a44b70bf7abd247791676a59" name="ga4491ab20a44b70bf7abd247791676a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4491ab20a44b70bf7abd247791676a59">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9cd77bc29038841798b4b63c5cecdb9d" name="ga9cd77bc29038841798b4b63c5cecdb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd77bc29038841798b4b63c5cecdb9d">&#9670;&#160;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH address register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga6a42766a6ca3c7fe10a810ebd6b9d627" name="ga6a42766a6ca3c7fe10a810ebd6b9d627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a42766a6ca3c7fe10a810ebd6b9d627">&#9670;&#160;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga02a34c693903ef6ac7326ed02582fdcf" name="ga02a34c693903ef6ac7326ed02582fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a34c693903ef6ac7326ed02582fdcf">&#9670;&#160;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 </p>

</div>
</div>
<a id="ga3be9b42a9cf52d1b6776c2cfa439592f" name="ga3be9b42a9cf52d1b6776c2cfa439592f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3be9b42a9cf52d1b6776c2cfa439592f">&#9670;&#160;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 </p>

</div>
</div>
<a id="ga05be375db50e8c9dd24fb3bcf42d7cf1" name="ga05be375db50e8c9dd24fb3bcf42d7cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05be375db50e8c9dd24fb3bcf42d7cf1">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga2f0ce2c57c227823c9878fbf43cf8c8f" name="ga2f0ce2c57c227823c9878fbf43cf8c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f0ce2c57c227823c9878fbf43cf8c8f">&#9670;&#160;</a></span>BDMADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDMADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Master Data register, Address offset: 0x70 </p>

</div>
</div>
<a id="ga70a17eae2ce7f3305d983fe6048cbc8a" name="ga70a17eae2ce7f3305d983fe6048cbc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a17eae2ce7f3305d983fe6048cbc8a">&#9670;&#160;</a></span>BDMUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDMUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Master Timer update register, Address offset: 0x58 </p>

</div>
</div>
<a id="ga7825b4fb16ed6c26323f3d8e5ecd5e6b" name="ga7825b4fb16ed6c26323f3d8e5ecd5e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7825b4fb16ed6c26323f3d8e5ecd5e6b">&#9670;&#160;</a></span>BDTAUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTAUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x5C </p>

</div>
</div>
<a id="gabc14aed1de9b5f0e8c82b37e1d757dce" name="gabc14aed1de9b5f0e8c82b37e1d757dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc14aed1de9b5f0e8c82b37e1d757dce">&#9670;&#160;</a></span>BDTBUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTBUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x60 </p>

</div>
</div>
<a id="ga832e17c5a214273063420caa7c02caaa" name="ga832e17c5a214273063420caa7c02caaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga832e17c5a214273063420caa7c02caaa">&#9670;&#160;</a></span>BDTCUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTCUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x64 </p>

</div>
</div>
<a id="gadf6e95bab456e42a39305cdd89c2d2d6" name="gadf6e95bab456e42a39305cdd89c2d2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6e95bab456e42a39305cdd89c2d2d6">&#9670;&#160;</a></span>BDTDUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTDUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x68 </p>

</div>
</div>
<a id="ga1112a23e85aca1a05904f35a21ad3d12" name="ga1112a23e85aca1a05904f35a21ad3d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1112a23e85aca1a05904f35a21ad3d12">&#9670;&#160;</a></span>BDTEUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BDTEUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x6C </p>

</div>
</div>
<a id="ga137d3523b60951eca1e4130257b2b23d" name="ga137d3523b60951eca1e4130257b2b23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137d3523b60951eca1e4130257b2b23d">&#9670;&#160;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

</div>
</div>
<a id="gab32c76ca1f3bd0f0f46d42c2dfa74524" name="gab32c76ca1f3bd0f0f46d42c2dfa74524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32c76ca1f3bd0f0f46d42c2dfa74524">&#9670;&#160;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 0, Address offset: 0x50 </p>

</div>
</div>
<a id="ga5feba3d5adae3f234b3d172459163c5a" name="ga5feba3d5adae3f234b3d172459163c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5feba3d5adae3f234b3d172459163c5a">&#9670;&#160;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 10, Address offset: 0x78 </p>

</div>
</div>
<a id="ga8fef38e1e122778601e18f5b757c037a" name="ga8fef38e1e122778601e18f5b757c037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fef38e1e122778601e18f5b757c037a">&#9670;&#160;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 11, Address offset: 0x7C </p>

</div>
</div>
<a id="ga6606b5d249f923aa15ab74b382cbaf7e" name="ga6606b5d249f923aa15ab74b382cbaf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6606b5d249f923aa15ab74b382cbaf7e">&#9670;&#160;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 12, Address offset: 0x80 </p>

</div>
</div>
<a id="ga138903d4681455a660dccbaf3409263d" name="ga138903d4681455a660dccbaf3409263d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga138903d4681455a660dccbaf3409263d">&#9670;&#160;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 13, Address offset: 0x84 </p>

</div>
</div>
<a id="gadaae50f5c3213014fb9818eaee389676" name="gadaae50f5c3213014fb9818eaee389676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaae50f5c3213014fb9818eaee389676">&#9670;&#160;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 14, Address offset: 0x88 </p>

</div>
</div>
<a id="ga797f43f9cc1858baebd1799be288dff6" name="ga797f43f9cc1858baebd1799be288dff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797f43f9cc1858baebd1799be288dff6">&#9670;&#160;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 15, Address offset: 0x8C </p>

</div>
</div>
<a id="ga181ad73082bde7d74010aac16bd373fc" name="ga181ad73082bde7d74010aac16bd373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181ad73082bde7d74010aac16bd373fc">&#9670;&#160;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 16, Address offset: 0x90 </p>

</div>
</div>
<a id="ga90a305a8e00b357f28daef5041e5a8b1" name="ga90a305a8e00b357f28daef5041e5a8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a305a8e00b357f28daef5041e5a8b1">&#9670;&#160;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 17, Address offset: 0x94 </p>

</div>
</div>
<a id="ga171288f82cab2623832de779fb435d74" name="ga171288f82cab2623832de779fb435d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171288f82cab2623832de779fb435d74">&#9670;&#160;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 18, Address offset: 0x98 </p>

</div>
</div>
<a id="ga993f54e8feff9254f795dfd3e000fc55" name="ga993f54e8feff9254f795dfd3e000fc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993f54e8feff9254f795dfd3e000fc55">&#9670;&#160;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 19, Address offset: 0x9C </p>

</div>
</div>
<a id="ga5439bfca3708c6b8be6a74626f06111f" name="ga5439bfca3708c6b8be6a74626f06111f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5439bfca3708c6b8be6a74626f06111f">&#9670;&#160;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x54 </p>

</div>
</div>
<a id="ga3e391ffa70a17dc5f95a841b5ec7554c" name="ga3e391ffa70a17dc5f95a841b5ec7554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e391ffa70a17dc5f95a841b5ec7554c">&#9670;&#160;</a></span>BKP20R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP20R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 20, Address offset: 0xA0 </p>

</div>
</div>
<a id="ga170847c24f166be0939a6eaeed7eeeee" name="ga170847c24f166be0939a6eaeed7eeeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170847c24f166be0939a6eaeed7eeeee">&#9670;&#160;</a></span>BKP21R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP21R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 21, Address offset: 0xA4 </p>

</div>
</div>
<a id="ga679ec46535cae5149dc4d84e7c5d985c" name="ga679ec46535cae5149dc4d84e7c5d985c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679ec46535cae5149dc4d84e7c5d985c">&#9670;&#160;</a></span>BKP22R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP22R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 22, Address offset: 0xA8 </p>

</div>
</div>
<a id="ga7836b793c4ecc58a27733329f26550a7" name="ga7836b793c4ecc58a27733329f26550a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7836b793c4ecc58a27733329f26550a7">&#9670;&#160;</a></span>BKP23R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP23R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 23, Address offset: 0xAC </p>

</div>
</div>
<a id="gabfe68a89c3a7c2620bb0f286d3f58eea" name="gabfe68a89c3a7c2620bb0f286d3f58eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe68a89c3a7c2620bb0f286d3f58eea">&#9670;&#160;</a></span>BKP24R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP24R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 24, Address offset: 0xB0 </p>

</div>
</div>
<a id="ga052e275100e4b202808fa4bbe9d5515d" name="ga052e275100e4b202808fa4bbe9d5515d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052e275100e4b202808fa4bbe9d5515d">&#9670;&#160;</a></span>BKP25R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP25R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 25, Address offset: 0xB4 </p>

</div>
</div>
<a id="gaaa12210df2df47a6276270a2b7b2d038" name="gaaa12210df2df47a6276270a2b7b2d038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa12210df2df47a6276270a2b7b2d038">&#9670;&#160;</a></span>BKP26R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP26R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 26, Address offset: 0xB8 </p>

</div>
</div>
<a id="ga5879b0d3796b1c291f64dbaa57653624" name="ga5879b0d3796b1c291f64dbaa57653624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5879b0d3796b1c291f64dbaa57653624">&#9670;&#160;</a></span>BKP27R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP27R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 27, Address offset: 0xBC </p>

</div>
</div>
<a id="gabd26829bfe028b5882d523e7035eb497" name="gabd26829bfe028b5882d523e7035eb497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd26829bfe028b5882d523e7035eb497">&#9670;&#160;</a></span>BKP28R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP28R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 28, Address offset: 0xC0 </p>

</div>
</div>
<a id="gaa240211cf23c5822f4ac9c690a7a248c" name="gaa240211cf23c5822f4ac9c690a7a248c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa240211cf23c5822f4ac9c690a7a248c">&#9670;&#160;</a></span>BKP29R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP29R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 29, Address offset: 0xC4 </p>

</div>
</div>
<a id="gaa845c401b24d2ef1049f489f26d35626" name="gaa845c401b24d2ef1049f489f26d35626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa845c401b24d2ef1049f489f26d35626">&#9670;&#160;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 2, Address offset: 0x58 </p>

</div>
</div>
<a id="ga32b51e2f18c68ea5af816d1f231b7ec6" name="ga32b51e2f18c68ea5af816d1f231b7ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b51e2f18c68ea5af816d1f231b7ec6">&#9670;&#160;</a></span>BKP30R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP30R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 30, Address offset: 0xC8 </p>

</div>
</div>
<a id="ga4bccd0b2feecc2e2159898857bab6d89" name="ga4bccd0b2feecc2e2159898857bab6d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bccd0b2feecc2e2159898857bab6d89">&#9670;&#160;</a></span>BKP31R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP31R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 31, Address offset: 0xCC </p>

</div>
</div>
<a id="gac3802c3b17482a0667fb34ddd1863434" name="gac3802c3b17482a0667fb34ddd1863434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3802c3b17482a0667fb34ddd1863434">&#9670;&#160;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 3, Address offset: 0x5C </p>

</div>
</div>
<a id="ga6131b2f2896c122cf223206e4cfd2bd0" name="ga6131b2f2896c122cf223206e4cfd2bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6131b2f2896c122cf223206e4cfd2bd0">&#9670;&#160;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 4, Address offset: 0x60 </p>

</div>
</div>
<a id="ga0f3a33de81247ec5729e400a1261f917" name="ga0f3a33de81247ec5729e400a1261f917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3a33de81247ec5729e400a1261f917">&#9670;&#160;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 5, Address offset: 0x64 </p>

</div>
</div>
<a id="ga766e2071c5826e3a299ae1cd5bbf06f7" name="ga766e2071c5826e3a299ae1cd5bbf06f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766e2071c5826e3a299ae1cd5bbf06f7">&#9670;&#160;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 6, Address offset: 0x68 </p>

</div>
</div>
<a id="ga9934af6ae6b3f5660204d48ceb2f3192" name="ga9934af6ae6b3f5660204d48ceb2f3192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9934af6ae6b3f5660204d48ceb2f3192">&#9670;&#160;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 7, Address offset: 0x6C </p>

</div>
</div>
<a id="ga0e7fca11f1c953270ee0ee6028860add" name="ga0e7fca11f1c953270ee0ee6028860add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7fca11f1c953270ee0ee6028860add">&#9670;&#160;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 8, Address offset: 0x70 </p>

</div>
</div>
<a id="gabadf1ac26350bf00575428be6a05708b" name="gabadf1ac26350bf00575428be6a05708b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadf1ac26350bf00575428be6a05708b">&#9670;&#160;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 9, Address offset: 0x74 </p>

</div>
</div>
<a id="gae3cf0c13fecf45c47060f2c0f2232ae8" name="gae3cf0c13fecf45c47060f2c0f2232ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3cf0c13fecf45c47060f2c0f2232ae8">&#9670;&#160;</a></span>BMCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMCMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode compare register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga84677e09b97c210707927b4ee3d32942" name="ga84677e09b97c210707927b4ee3d32942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84677e09b97c210707927b4ee3d32942">&#9670;&#160;</a></span>BMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode control register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga94b0b54e3f736f3f945430499aaa8ef3" name="ga94b0b54e3f736f3f945430499aaa8ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b0b54e3f736f3f945430499aaa8ef3">&#9670;&#160;</a></span>BMPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode period register, Address offset: 0x2C </p>

</div>
</div>
<a id="gae2c73075443374fe48c5907ae64bda3d" name="gae2c73075443374fe48c5907ae64bda3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c73075443374fe48c5907ae64bda3d">&#9670;&#160;</a></span>BMTRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::BMTRGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Busrt mode trigger register, Address offset: 0x24 </p>

</div>
</div>
<a id="gaab918bfbfae459789db1fd0b220c7f21" name="gaab918bfbfae459789db1fd0b220c7f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab918bfbfae459789db1fd0b220c7f21">&#9670;&#160;</a></span>BRR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO bit reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga6ef06ba9d8dc2dc2a0855766369fa7c9" name="ga6ef06ba9d8dc2dc2a0855766369fa7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef06ba9d8dc2dc2a0855766369fa7c9">&#9670;&#160;</a></span>BRR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Baud rate register, Address offset: 0x0C </p>

</div>
</div>
<a id="gad4b5f8bc936e26e3980686d2aba9d882" name="gad4b5f8bc936e26e3980686d2aba9d882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b5f8bc936e26e3980686d2aba9d882">&#9670;&#160;</a></span>BSRRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPIO_TypeDef::BSRRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset high register, Address offset: 0x1A <br  />
 </p>

</div>
</div>
<a id="gad2528bbb921532be8116534651b1faee" name="gad2528bbb921532be8116534651b1faee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2528bbb921532be8116534651b1faee">&#9670;&#160;</a></span>BSRRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPIO_TypeDef::BSRRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset low register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="ga595086949677f98d2cc1900af3f08c1c" name="ga595086949677f98d2cc1900af3f08c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga595086949677f98d2cc1900af3f08c1c">&#9670;&#160;</a></span>BTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::BTABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Table address register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga178aa2d1140b9f8bfbed40a631454b3b" name="ga178aa2d1140b9f8bfbed40a631454b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga178aa2d1140b9f8bfbed40a631454b3b">&#9670;&#160;</a></span>BTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank1_TypeDef::BTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C </p>

</div>
</div>
<a id="gaccad1e4155459a13369f5ad0e7c6da29" name="gaccad1e4155459a13369f5ad0e7c6da29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccad1e4155459a13369f5ad0e7c6da29">&#9670;&#160;</a></span>BTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::BTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN bit timing register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="ga7853492c4e52cc8466b313b0754f807f" name="ga7853492c4e52cc8466b313b0754f807f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7853492c4e52cc8466b313b0754f807f">&#9670;&#160;</a></span>BWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank1E_TypeDef::BWTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </p>

</div>
</div>
<a id="ga685111833b5ed05fa8199fcac1f404b6" name="ga685111833b5ed05fa8199fcac1f404b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga685111833b5ed05fa8199fcac1f404b6">&#9670;&#160;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Calibration Factors, Address offset: 0xB4 </p>

</div>
</div>
<a id="gaea66ea813830c2f3ff207464794397a4" name="gaea66ea813830c2f3ff207464794397a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea66ea813830c2f3ff207464794397a4">&#9670;&#160;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x3C </p>

</div>
</div>
<a id="gad7271cc1eec9ef16e4ee5401626c0b3b" name="gad7271cc1eec9ef16e4ee5401626c0b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7271cc1eec9ef16e4ee5401626c0b3b">&#9670;&#160;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga0f2291e7efdf3222689ef13e9be2ea4a" name="ga0f2291e7efdf3222689ef13e9be2ea4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f2291e7efdf3222689ef13e9be2ea4a">&#9670;&#160;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

</div>
</div>
<a id="gaa8129ca70a2232c91c8cfcaf375249f6" name="gaa8129ca70a2232c91c8cfcaf375249f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8129ca70a2232c91c8cfcaf375249f6">&#9670;&#160;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

</div>
</div>
<a id="gac0dcd8f9118b07b16cd79d03cb1a0904" name="gac0dcd8f9118b07b16cd79d03cb1a0904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0dcd8f9118b07b16cd79d03cb1a0904">&#9670;&#160;</a></span>CCMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 3, Address offset: 0x54 </p>

</div>
</div>
<a id="gaee6d4af7571a1bad2fec9e7b53733277" name="gaee6d4af7571a1bad2fec9e7b53733277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6d4af7571a1bad2fec9e7b53733277">&#9670;&#160;</a></span>CCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common control register, Address offset: ADC1/3 base address + 0x308 </p>

</div>
</div>
<a id="gaa4938d438293f76ff6d9a262715c23eb" name="gaa4938d438293f76ff6d9a262715c23eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4938d438293f76ff6d9a262715c23eb">&#9670;&#160;</a></span>CCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Channel_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x configuration register <br  />
 </p>

</div>
</div>
<a id="ga0dd9c06729a5eb6179c6d0d60faca7ed" name="ga0dd9c06729a5eb6179c6d0d60faca7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd9c06729a5eb6179c6d0d60faca7ed">&#9670;&#160;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

</div>
</div>
<a id="ga4d1171e9a61538424b8ef1f2571986d0" name="ga4d1171e9a61538424b8ef1f2571986d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1171e9a61538424b8ef1f2571986d0">&#9670;&#160;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

</div>
</div>
<a id="gac83441bfb8d0287080dcbd945a272a74" name="gac83441bfb8d0287080dcbd945a272a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83441bfb8d0287080dcbd945a272a74">&#9670;&#160;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="ga5ba381c3f312fdf5e0b4119641b3b0aa" name="ga5ba381c3f312fdf5e0b4119641b3b0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba381c3f312fdf5e0b4119641b3b0aa">&#9670;&#160;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

</div>
</div>
<a id="gaf30dc563e6c1b7b7e01e393feb484080" name="gaf30dc563e6c1b7b7e01e393feb484080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30dc563e6c1b7b7e01e393feb484080">&#9670;&#160;</a></span>CCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register5, Address offset: 0x58 </p>

</div>
</div>
<a id="ga374f851b5f1097a3ebd3f494ded6512a" name="ga374f851b5f1097a3ebd3f494ded6512a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374f851b5f1097a3ebd3f494ded6512a">&#9670;&#160;</a></span>CCR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x5C </p>

</div>
</div>
<a id="ga6f7399bf70f677ef5de46a3038f414e1" name="ga6f7399bf70f677ef5de46a3038f414e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7399bf70f677ef5de46a3038f414e1">&#9670;&#160;</a></span>CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common regular data register for dual AND triple modes, Address offset: ADC1/3 base address + 0x30C </p>

</div>
</div>
<a id="ga40a83116e2176d7197fc4b7d0eb08609" name="ga40a83116e2176d7197fc4b7d0eb08609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a83116e2176d7197fc4b7d0eb08609">&#9670;&#160;</a></span>CFGR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga0721b1b729c313211126709559fad371" name="ga0721b1b729c313211126709559fad371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0721b1b729c313211126709559fad371">&#9670;&#160;</a></span>CFGR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga91a55cd277c20e5c5ad228fd9013d014" name="ga91a55cd277c20e5c5ad228fd9013d014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a55cd277c20e5c5ad228fd9013d014">&#9670;&#160;</a></span>CFGR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC configuration register, Address offset:0x04 </p>

</div>
</div>
<a id="ga5e0e229c223361eee4278d585787ace1" name="ga5e0e229c223361eee4278d585787ace1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e0e229c223361eee4278d585787ace1">&#9670;&#160;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gaa643f1162e93489204200a465e11fd86" name="gaa643f1162e93489204200a465e11fd86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa643f1162e93489204200a465e11fd86">&#9670;&#160;</a></span>CFGR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="gaf4b0f200c36cbfd1a449e2a85b372ef9" name="gaf4b0f200c36cbfd1a449e2a85b372ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b0f200c36cbfd1a449e2a85b372ef9">&#9670;&#160;</a></span>CFGR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 2, Address offset: 0x2C </p>

</div>
</div>
<a id="gaefff89d2cb0047b1fbd254a034404acf" name="gaefff89d2cb0047b1fbd254a034404acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefff89d2cb0047b1fbd254a034404acf">&#9670;&#160;</a></span>CFGR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 3, Address offset: 0x30 </p>

</div>
</div>
<a id="ga86b9bede392fee8a53b449494d0856ec" name="ga86b9bede392fee8a53b449494d0856ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b9bede392fee8a53b449494d0856ec">&#9670;&#160;</a></span>CFGR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::CFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 3, Address offset: 0x50 </p>

</div>
</div>
<a id="ga6965791ec3888f3b58e6a4cb9935defa" name="ga6965791ec3888f3b58e6a4cb9935defa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6965791ec3888f3b58e6a4cb9935defa">&#9670;&#160;</a></span>CFGR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::CFGR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 4, Address offset: 0x48 </p>

</div>
</div>
<a id="gadcd6a7e5d75022e46ce60291f4b8544c" name="gadcd6a7e5d75022e46ce60291f4b8544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd6a7e5d75022e46ce60291f4b8544c">&#9670;&#160;</a></span>CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::CFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga28e35cbbb5a692c210ac2463c018e4a7" name="ga28e35cbbb5a692c210ac2463c018e4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e35cbbb5a692c210ac2463c018e4a7">&#9670;&#160;</a></span>CHPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CHPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Chopper register, Address offset: 0x58 </p>

</div>
</div>
<a id="gaeadf3a69dd5795db4638f71938704ff0" name="gaeadf3a69dd5795db4638f71938704ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeadf3a69dd5795db4638f71938704ff0">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga01ac57ea8bf133c639f13c3178c73db6" name="ga01ac57ea8bf133c639f13c3178c73db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ac57ea8bf133c639f13c3178c73db6">&#9670;&#160;</a></span>CLRISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CLRISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC clear interrupt and status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga7a9886b5f9e0edaf5ced3d1870b33ad7" name="ga7a9886b5f9e0edaf5ced3d1870b33ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9886b5f9e0edaf5ced3d1870b33ad7">&#9670;&#160;</a></span>CMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Channel_TypeDef::CMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x memory address register <br  />
 </p>

</div>
</div>
<a id="ga3487083f99a3af25430c110f4366ec80" name="ga3487083f99a3af25430c110f4366ec80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3487083f99a3af25430c110f4366ec80">&#9670;&#160;</a></span>CMP1CxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP1CxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 1 compound register, Address offset: 0x20 <br  />
 </p>

</div>
</div>
<a id="ga99afb27e2918e21b7e3b21e2f67669de" name="ga99afb27e2918e21b7e3b21e2f67669de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99afb27e2918e21b7e3b21e2f67669de">&#9670;&#160;</a></span>CMP1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 1 register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="ga0cca425b1c6a0c892cdf8759d43861b0" name="ga0cca425b1c6a0c892cdf8759d43861b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cca425b1c6a0c892cdf8759d43861b0">&#9670;&#160;</a></span>CMP2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 2 register, Address offset: 0x24 <br  />
 </p>

</div>
</div>
<a id="gaf076ad5f9041deb329c9c0e92aae6105" name="gaf076ad5f9041deb329c9c0e92aae6105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf076ad5f9041deb329c9c0e92aae6105">&#9670;&#160;</a></span>CMP3xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP3xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 3 register, Address offset: 0x28 <br  />
 </p>

</div>
</div>
<a id="ga3fba4a76e2736a86f44e1f7588cc3e31" name="ga3fba4a76e2736a86f44e1f7588cc3e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fba4a76e2736a86f44e1f7588cc3e31">&#9670;&#160;</a></span>CMP4xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP4xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 4 register, Address offset: 0x2C <br  />
 </p>

</div>
</div>
<a id="gaf1c675e412fb96e38b6b4630b88c5676" name="gaf1c675e412fb96e38b6b4630b88c5676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c675e412fb96e38b6b4630b88c5676">&#9670;&#160;</a></span>CNDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Channel_TypeDef::CNDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x number of data register <br  />
 </p>

</div>
</div>
<a id="ga6fdd2a7fb88d28670b472aaac0d9d262" name="ga6fdd2a7fb88d28670b472aaac0d9d262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdd2a7fb88d28670b472aaac0d9d262">&#9670;&#160;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga4498c5c5730133fd8f3d032333df1622" name="ga4498c5c5730133fd8f3d032333df1622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4498c5c5730133fd8f3d032333df1622">&#9670;&#160;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga77e884b308a1a4585d824e0d5409e134" name="ga77e884b308a1a4585d824e0d5409e134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e884b308a1a4585d824e0d5409e134">&#9670;&#160;</a></span>CNTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CNTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx counter register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ga9fbb7dd33d33d701d8f1c503a74966bb" name="ga9fbb7dd33d33d701d8f1c503a74966bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbb7dd33d33d701d8f1c503a74966bb">&#9670;&#160;</a></span>CONF0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CONF0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC configuration 0 register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga4517309c684ebbc175913eec5653eea9" name="ga4517309c684ebbc175913eec5653eea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4517309c684ebbc175913eec5653eea9">&#9670;&#160;</a></span>CONF1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CONF1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC configuration 1 register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga2aff99e7062b5815ebf6ab82a89e37a4" name="ga2aff99e7062b5815ebf6ab82a89e37a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aff99e7062b5815ebf6ab82a89e37a4">&#9670;&#160;</a></span>CONF2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CONF2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC configuration 2 register, Address offset: 0x28 </p>

</div>
</div>
<a id="gafe735be6e34542bae06f7ac5cbd5862f" name="gafe735be6e34542bae06f7ac5cbd5862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe735be6e34542bae06f7ac5cbd5862f">&#9670;&#160;</a></span>CONFCHR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CONFCHR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC channel configuration register 1, Address offset: 0x40 </p>

</div>
</div>
<a id="ga4d87ba5c536d70f8b47b82310836a868" name="ga4d87ba5c536d70f8b47b82310836a868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d87ba5c536d70f8b47b82310836a868">&#9670;&#160;</a></span>CONFCHR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CONFCHR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC channel configuration register 2, Address offset: 0x44 </p>

</div>
</div>
<a id="ga8ce1c9c2742eaaa0e97ddbb3a06154cc" name="ga8ce1c9c2742eaaa0e97ddbb3a06154cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">&#9670;&#160;</a></span>CPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Channel_TypeDef::CPAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x peripheral address register <br  />
 </p>

</div>
</div>
<a id="gad17150de9b4e785a92682bf66d8c788a" name="gad17150de9b4e785a92682bf66d8c788a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17150de9b4e785a92682bf66d8c788a">&#9670;&#160;</a></span>CPT1xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT1xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Capture 1 register, Address offset: 0x5C </p>

</div>
</div>
<a id="ga79e2704f413deec31900cdbf751b689e" name="ga79e2704f413deec31900cdbf751b689e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e2704f413deec31900cdbf751b689e">&#9670;&#160;</a></span>CPT1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx capture 1 register, Address offset: 0x30 <br  />
 </p>

</div>
</div>
<a id="ga5d91e254b579bd9e28e5a92b3039b067" name="ga5d91e254b579bd9e28e5a92b3039b067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d91e254b579bd9e28e5a92b3039b067">&#9670;&#160;</a></span>CPT2xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT2xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Capture 2 register, Address offset: 0x60 </p>

</div>
</div>
<a id="ga41ac0b59a9585af116bbae29dcf76c78" name="ga41ac0b59a9585af116bbae29dcf76c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41ac0b59a9585af116bbae29dcf76c78">&#9670;&#160;</a></span>CPT2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx capture 2 register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga6126350919b341bfb13c0b24b30dc22a" name="ga6126350919b341bfb13c0b24b30dc22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6126350919b341bfb13c0b24b30dc22a">&#9670;&#160;</a></span>CR <span class="overload">[1/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaf33fa5c173e1c102e6d0242fe60e569f" name="gaf33fa5c173e1c102e6d0242fe60e569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33fa5c173e1c102e6d0242fe60e569f">&#9670;&#160;</a></span>CR <span class="overload">[2/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga394324f0b573837ca15a87127b2a37ea" name="ga394324f0b573837ca15a87127b2a37ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394324f0b573837ca15a87127b2a37ea">&#9670;&#160;</a></span>CR <span class="overload">[3/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga15981828f2b915d38570cf6684e99a53" name="ga15981828f2b915d38570cf6684e99a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15981828f2b915d38570cf6684e99a53">&#9670;&#160;</a></span>CR <span class="overload">[4/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga7919306d0e032a855200420a57f884d7" name="ga7919306d0e032a855200420a57f884d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7919306d0e032a855200420a57f884d7">&#9670;&#160;</a></span>CR <span class="overload">[5/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH control register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaeb6bcdb2b99d58b9a0ffd86deb606eac" name="gaeb6bcdb2b99d58b9a0ffd86deb606eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb6bcdb2b99d58b9a0ffd86deb606eac">&#9670;&#160;</a></span>CR <span class="overload">[6/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gabcb9ff48b9afb990283fefad0554b5b3" name="gabcb9ff48b9afb990283fefad0554b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb9ff48b9afb990283fefad0554b5b3">&#9670;&#160;</a></span>CR <span class="overload">[7/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga731d9209ce40dce6ea61fcc6f818c892" name="ga731d9209ce40dce6ea61fcc6f818c892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731d9209ce40dce6ea61fcc6f818c892">&#9670;&#160;</a></span>CR <span class="overload">[8/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga5242c0f547b4c65ad619dae5cf670b17" name="ga5242c0f547b4c65ad619dae5cf670b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5242c0f547b4c65ad619dae5cf670b17">&#9670;&#160;</a></span>CR <span class="overload">[9/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga4caf530d45f7428c9700d9c0057135f8" name="ga4caf530d45f7428c9700d9c0057135f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4caf530d45f7428c9700d9c0057135f8">&#9670;&#160;</a></span>CR <span class="overload">[10/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab272f34d3acb1edeaaeaf087b284d77f" name="gab272f34d3acb1edeaaeaf087b284d77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab272f34d3acb1edeaaeaf087b284d77f">&#9670;&#160;</a></span>CR <span class="overload">[11/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC control register, Address offset:0x00 </p>

</div>
</div>
<a id="ga91782f7b81475b0e3c3779273abd26aa" name="ga91782f7b81475b0e3c3779273abd26aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91782f7b81475b0e3c3779273abd26aa">&#9670;&#160;</a></span>CR1 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga6ecd5cb63b85c381bd67dc90dd4f573a" name="ga6ecd5cb63b85c381bd67dc90dd4f573a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ecd5cb63b85c381bd67dc90dd4f573a">&#9670;&#160;</a></span>CR1 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 1 (not used in I2S mode), Address offset: 0x00</p>
<p>SPI Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga9dafc8b03e8497203a8bb395db865328" name="ga9dafc8b03e8497203a8bb395db865328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dafc8b03e8497203a8bb395db865328">&#9670;&#160;</a></span>CR1 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga6d7dcd3972a162627bc3470cbf992ec4" name="ga6d7dcd3972a162627bc3470cbf992ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d7dcd3972a162627bc3470cbf992ec4">&#9670;&#160;</a></span>CR1 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga89f4359b1525d1f2feefdf8a3ce35d04" name="ga89f4359b1525d1f2feefdf8a3ce35d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f4359b1525d1f2feefdf8a3ce35d04">&#9670;&#160;</a></span>CR1 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM control register1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga89b1ff4376683dd2896ea8b32ded05b2" name="ga89b1ff4376683dd2896ea8b32ded05b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b1ff4376683dd2896ea8b32ded05b2">&#9670;&#160;</a></span>CR1 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 1, Address offset: 0x04 </p>

</div>
</div>
<a id="ga03220df1dc4bf9d933691467643af88f" name="ga03220df1dc4bf9d933691467643af88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03220df1dc4bf9d933691467643af88f">&#9670;&#160;</a></span>CR1 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga29eb47db03d5ad7e9b399f8895f1768c" name="ga29eb47db03d5ad7e9b399f8895f1768c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29eb47db03d5ad7e9b399f8895f1768c">&#9670;&#160;</a></span>CR2 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga38cb89a872e456e6ecd29b6c71d85600" name="ga38cb89a872e456e6ecd29b6c71d85600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38cb89a872e456e6ecd29b6c71d85600">&#9670;&#160;</a></span>CR2 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga6b1ae85138ed91686bf63699c61ef835" name="ga6b1ae85138ed91686bf63699c61ef835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b1ae85138ed91686bf63699c61ef835">&#9670;&#160;</a></span>CR2 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gaa7ede2de6204c3fc4bd9fb328801c99a" name="gaa7ede2de6204c3fc4bd9fb328801c99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7ede2de6204c3fc4bd9fb328801c99a">&#9670;&#160;</a></span>CR2 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga2c6b54d79983f6826c486d803108b3ec" name="ga2c6b54d79983f6826c486d803108b3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6b54d79983f6826c486d803108b3ec">&#9670;&#160;</a></span>CR2 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM control register2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga1053a65a21af0d27afe1bf9cf7b7aca7" name="ga1053a65a21af0d27afe1bf9cf7b7aca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1053a65a21af0d27afe1bf9cf7b7aca7">&#9670;&#160;</a></span>CR2 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 2, Address offset: 0x08 </p>

</div>
</div>
<a id="ga2b3caf133cf8db3730f6ae55b2bc26e0" name="ga2b3caf133cf8db3730f6ae55b2bc26e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b3caf133cf8db3730f6ae55b2bc26e0">&#9670;&#160;</a></span>CR2 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gaf2991da9a4e1539530cd6b7b327199cc" name="gaf2991da9a4e1539530cd6b7b327199cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2991da9a4e1539530cd6b7b327199cc">&#9670;&#160;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 3, Address offset: 0x08 </p>

</div>
</div>
<a id="ga609d2a279b1927846a991deb9d0dc0b0" name="ga609d2a279b1927846a991deb9d0dc0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga609d2a279b1927846a991deb9d0dc0b0">&#9670;&#160;</a></span>CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10</p>
<p>SPI CRC polynomial register, Address offset: 0x10 </p>

</div>
</div>
<a id="gac38e24f600f9e134a54a0c43b976a4f4" name="gac38e24f600f9e134a54a0c43b976a4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac38e24f600f9e134a54a0c43b976a4f4">&#9670;&#160;</a></span>CSR <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Common status register, Address offset: ADC1/3 base address + 0x300 </p>

</div>
</div>
<a id="gab894a4f70da24aa3c39b2c9a3790cbf8" name="gab894a4f70da24aa3c39b2c9a3790cbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab894a4f70da24aa3c39b2c9a3790cbf8">&#9670;&#160;</a></span>CSR <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator control Status register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaa3123f8a6ca8605b6687b9ee3f11e8ef" name="gaa3123f8a6ca8605b6687b9ee3f11e8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3123f8a6ca8605b6687b9ee3f11e8ef">&#9670;&#160;</a></span>CSR <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPAMP_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP control and status register, Address offset: 0x00 </p>

</div>
</div>
<a id="gae17097e69c88b6c00033d6fb84a8182b" name="gae17097e69c88b6c00033d6fb84a8182b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17097e69c88b6c00033d6fb84a8182b">&#9670;&#160;</a></span>CSR <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control/status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga7e913b8bf59d4351e1f3d19387bd05b9" name="ga7e913b8bf59d4351e1f3d19387bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e913b8bf59d4351e1f3d19387bd05b9">&#9670;&#160;</a></span>CSR <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga6d6e9648b0861f679699f000c696a89d" name="ga6d6e9648b0861f679699f000c696a89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6e9648b0861f679699f000c696a89d">&#9670;&#160;</a></span>CSR <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1_2_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator 1 &amp; 2 control Status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga0c9b2467694436de31c28abf55342668" name="ga0c9b2467694436de31c28abf55342668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c9b2467694436de31c28abf55342668">&#9670;&#160;</a></span>CSR <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t COMP_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Comparator control Status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga3a8069bbd10ce243a750f5e18346ce2e" name="ga3a8069bbd10ce243a750f5e18346ce2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8069bbd10ce243a750f5e18346ce2e">&#9670;&#160;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device address register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga7efe9ea8067044cac449ada756ebc2d1" name="ga7efe9ea8067044cac449ada756ebc2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7efe9ea8067044cac449ada756ebc2d1">&#9670;&#160;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga5eb63912e39085e3e13d64bdb0cf38bd" name="ga5eb63912e39085e3e13d64bdb0cf38bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb63912e39085e3e13d64bdb0cf38bd">&#9670;&#160;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9f612b6b3e065e810e5a2fb254d6a40b" name="ga9f612b6b3e065e810e5a2fb254d6a40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f612b6b3e065e810e5a2fb254d6a40b">&#9670;&#160;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaea4d055e3697999b44cdcf2702d79d40" name="gaea4d055e3697999b44cdcf2702d79d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea4d055e3697999b44cdcf2702d79d40">&#9670;&#160;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>

</div>
</div>
<a id="gafbfd2855cdb81939b4efc58e08aaf3e5" name="gafbfd2855cdb81939b4efc58e08aaf3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbfd2855cdb81939b4efc58e08aaf3e5">&#9670;&#160;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab1f777540c487c26bf27e6fa37a644cc" name="gab1f777540c487c26bf27e6fa37a644cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f777540c487c26bf27e6fa37a644cc">&#9670;&#160;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaffa5cc9fe0cc9eb594d703bdc9d9abd9" name="gaffa5cc9fe0cc9eb594d703bdc9d9abd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">&#9670;&#160;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga3a382d341fb608a04390bacb8c00b0f0" name="ga3a382d341fb608a04390bacb8c00b0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a382d341fb608a04390bacb8c00b0f0">&#9670;&#160;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga3b096b71656f8fb32cd18b4c8b1d2334" name="ga3b096b71656f8fb32cd18b4c8b1d2334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b096b71656f8fb32cd18b4c8b1d2334">&#9670;&#160;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga03f8d95bbf0ce3a53cb79506d5bf995a" name="ga03f8d95bbf0ce3a53cb79506d5bf995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f8d95bbf0ce3a53cb79506d5bf995a">&#9670;&#160;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga22a33c78ca5bec0e3e8559164a82b8ef" name="ga22a33c78ca5bec0e3e8559164a82b8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a33c78ca5bec0e3e8559164a82b8ef">&#9670;&#160;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga6c97f0e1681230af109fddac27de9271" name="ga6c97f0e1681230af109fddac27de9271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c97f0e1681230af109fddac27de9271">&#9670;&#160;</a></span>DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DIFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Differential Mode Selection Register, Address offset: 0xB0 </p>

</div>
</div>
<a id="ga165de25f7a95301f28092b8caa9a8375" name="ga165de25f7a95301f28092b8caa9a8375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165de25f7a95301f28092b8caa9a8375">&#9670;&#160;</a></span>DLLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::DLLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM DLL control register, Address offset: 0x4C </p>

</div>
</div>
<a id="gafb7114ac49dba07ba5d250c507dbf23d" name="gafb7114ac49dba07ba5d250c507dbf23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb7114ac49dba07ba5d250c507dbf23d">&#9670;&#160;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

</div>
</div>
<a id="ga50b4f0b0d2a376f729c8d7acf47864c3" name="ga50b4f0b0d2a376f729c8d7acf47864c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b4f0b0d2a376f729c8d7acf47864c3">&#9670;&#160;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga1bde8391647d6422b39ab5ba4f13848b" name="ga1bde8391647d6422b39ab5ba4f13848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bde8391647d6422b39ab5ba4f13848b">&#9670;&#160;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga84114accead82bd11a0e12a429cdfed9" name="ga84114accead82bd11a0e12a429cdfed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84114accead82bd11a0e12a429cdfed9">&#9670;&#160;</a></span>DR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular data register, Address offset: 0x40</p>
<p>ADC regular data register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga50cb22870dbb9001241cec694994e5ef" name="ga50cb22870dbb9001241cec694994e5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cb22870dbb9001241cec694994e5ef">&#9670;&#160;</a></span>DR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Data register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga8750eae683cb3d382476dc7cdcd92b96" name="ga8750eae683cb3d382476dc7cdcd92b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8750eae683cb3d382476dc7cdcd92b96">&#9670;&#160;</a></span>DR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga02ef206dd5bb270e1f17fedd71284422" name="ga02ef206dd5bb270e1f17fedd71284422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ef206dd5bb270e1f17fedd71284422">&#9670;&#160;</a></span>DR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI data register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga606bf1818b1a46dcf9b1c5b6332c10f2" name="ga606bf1818b1a46dcf9b1c5b6332c10f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606bf1818b1a46dcf9b1c5b6332c10f2">&#9670;&#160;</a></span>DTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::DTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx dead time register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga9ee22fc779c938e3f53b189e44a7dea4" name="ga9ee22fc779c938e3f53b189e44a7dea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ee22fc779c938e3f53b189e44a7dea4">&#9670;&#160;</a></span>ECCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::ECCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 2, Address offset: 0x74 </p>

</div>
</div>
<a id="gad7c5a40bbf4521adfb9458c2274077b4" name="gad7c5a40bbf4521adfb9458c2274077b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c5a40bbf4521adfb9458c2274077b4">&#9670;&#160;</a></span>ECCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::ECCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 3, Address offset: 0x94 </p>

</div>
</div>
<a id="ga65176a38f64ac9fc452595623c3fdfdf" name="ga65176a38f64ac9fc452595623c3fdfdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65176a38f64ac9fc452595623c3fdfdf">&#9670;&#160;</a></span>EECR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register1, Address offset: 0x30 </p>

</div>
</div>
<a id="ga84636e1b7e1f1968569803c24fb7db98" name="ga84636e1b7e1f1968569803c24fb7db98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84636e1b7e1f1968569803c24fb7db98">&#9670;&#160;</a></span>EECR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register2, Address offset: 0x34 </p>

</div>
</div>
<a id="ga41f36bdf56cf52b63b06cc8ddd54f235" name="ga41f36bdf56cf52b63b06cc8ddd54f235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f36bdf56cf52b63b06cc8ddd54f235">&#9670;&#160;</a></span>EECR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::EECR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register3, Address offset: 0x38 </p>

</div>
</div>
<a id="ga21f5ec80fdc4b1e67fccfdb18be44962" name="ga21f5ec80fdc4b1e67fccfdb18be44962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f5ec80fdc4b1e67fccfdb18be44962">&#9670;&#160;</a></span>EEFxR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::EEFxR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx external event filtering 1 register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga4b47f7b4dcace4e42968ea4197082f22" name="ga4b47f7b4dcace4e42968ea4197082f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b47f7b4dcace4e42968ea4197082f22">&#9670;&#160;</a></span>EEFxR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::EEFxR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx external event filtering 2 register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga04248d87f48303fd2267810104a7878d" name="ga04248d87f48303fd2267810104a7878d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04248d87f48303fd2267810104a7878d">&#9670;&#160;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga9c5bff67bf9499933959df7eb91a1bd6" name="ga9c5bff67bf9499933959df7eb91a1bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5bff67bf9499933959df7eb91a1bd6">&#9670;&#160;</a></span>EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::EMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event mask register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga36eec4d67b3fb7a34fe555be763e2347" name="ga36eec4d67b3fb7a34fe555be763e2347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36eec4d67b3fb7a34fe555be763e2347">&#9670;&#160;</a></span>EMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::EMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event mask register, Address offset: 0x24 </p>

</div>
</div>
<a id="gac9558c2899f9540e56c8cfbca2fb3ff1" name="gac9558c2899f9540e56c8cfbca2fb3ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9558c2899f9540e56c8cfbca2fb3ff1">&#9670;&#160;</a></span>EP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 0 register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga46ff092e0d02d59a9cccb770944953c4" name="ga46ff092e0d02d59a9cccb770944953c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46ff092e0d02d59a9cccb770944953c4">&#9670;&#160;</a></span>EP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 1 register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga4cc338562401a6c35c89bd9ab99156c2" name="ga4cc338562401a6c35c89bd9ab99156c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc338562401a6c35c89bd9ab99156c2">&#9670;&#160;</a></span>EP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 2 register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga67c8085fd9ff7b534fb6a09ab6205012" name="ga67c8085fd9ff7b534fb6a09ab6205012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c8085fd9ff7b534fb6a09ab6205012">&#9670;&#160;</a></span>EP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 3 register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga865d8a496ae0ff076e2d8794796f48ac" name="ga865d8a496ae0ff076e2d8794796f48ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865d8a496ae0ff076e2d8794796f48ac">&#9670;&#160;</a></span>EP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 4 register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga7ad4bfc3a492d1cd23aaffc9af72e174" name="ga7ad4bfc3a492d1cd23aaffc9af72e174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad4bfc3a492d1cd23aaffc9af72e174">&#9670;&#160;</a></span>EP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 5 register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga2a8eba97668e6960f5c3836bdecbe210" name="ga2a8eba97668e6960f5c3836bdecbe210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8eba97668e6960f5c3836bdecbe210">&#9670;&#160;</a></span>EP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 6 register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga2b9ef7debd928ed814c6349452a6453b" name="ga2b9ef7debd928ed814c6349452a6453b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9ef7debd928ed814c6349452a6453b">&#9670;&#160;</a></span>EP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::EP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 7 register, Address offset: 0x1C </p>

</div>
</div>
<a id="gab1a1b6a7c587443a03d654d3b9a94423" name="gab1a1b6a7c587443a03d654d3b9a94423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a1b6a7c587443a03d654d3b9a94423">&#9670;&#160;</a></span>ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::ESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN error status register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="ga348aafac7a09a6e93e73e5acbccc34d3" name="ga348aafac7a09a6e93e73e5acbccc34d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348aafac7a09a6e93e73e5acbccc34d3">&#9670;&#160;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::EXTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x14-0x08</p>
<p>SYSCFG control register, Adress offset: 0x14-0x08 </p>

</div>
</div>
<a id="gab57a3a6c337a8c6c7cb39d0cefc2459a" name="gab57a3a6c337a8c6c7cb39d0cefc2459a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab57a3a6c337a8c6c7cb39d0cefc2459a">&#9670;&#160;</a></span>FA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter activation register, Address offset: 0x21C <br  />
 </p>

</div>
</div>
<a id="gae2decd14b26f851e00a31b42d15293ce" name="gae2decd14b26f851e00a31b42d15293ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2decd14b26f851e00a31b42d15293ce">&#9670;&#160;</a></span>FFA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FFA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter FIFO assignment register, Address offset: 0x214 <br  />
 </p>

</div>
</div>
<a id="ga6100cd9090828bfdbedb8d274b63983e" name="ga6100cd9090828bfdbedb8d274b63983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6100cd9090828bfdbedb8d274b63983e">&#9670;&#160;</a></span>FLTINR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Fault input register1, Address offset: 0x50 </p>

</div>
</div>
<a id="ga3535a7da497279a07685a59c8efc9169" name="ga3535a7da497279a07685a59c8efc9169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3535a7da497279a07685a59c8efc9169">&#9670;&#160;</a></span>FLTINR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::FLTINR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Fault input register2, Address offset: 0x54 </p>

</div>
</div>
<a id="gaf6f3963811d99c5adbf763eb411f7647" name="gaf6f3963811d99c5adbf763eb411f7647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f3963811d99c5adbf763eb411f7647">&#9670;&#160;</a></span>FLTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::FLTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Fault register, Address offset: 0x68 </p>

</div>
</div>
<a id="gaefe6a26ee25947b7eb5be9d485f4d3b0" name="gaefe6a26ee25947b7eb5be9d485f4d3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe6a26ee25947b7eb5be9d485f4d3b0">&#9670;&#160;</a></span>FM1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FM1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter mode register, Address offset: 0x204 <br  />
 </p>

</div>
</div>
<a id="ga1a6a0f78ca703a63bb0a6b6f231f612f" name="ga1a6a0f78ca703a63bb0a6b6f231f612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6a0f78ca703a63bb0a6b6f231f612f">&#9670;&#160;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter master register, Address offset: 0x200 <br  />
 </p>

</div>
</div>
<a id="gaea51e93434766c9507d6a3911a0e7e91" name="gaea51e93434766c9507d6a3911a0e7e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea51e93434766c9507d6a3911a0e7e91">&#9670;&#160;</a></span>FNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::FNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame number register, Address offset: 0x48 </p>

</div>
</div>
<a id="gac9bc1e42212239d6830582bf0c696fc5" name="gac9bc1e42212239d6830582bf0c696fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9bc1e42212239d6830582bf0c696fc5">&#9670;&#160;</a></span>FR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FilterRegister_TypeDef::FR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="ga77959e28a302b05829f6a1463be7f800" name="ga77959e28a302b05829f6a1463be7f800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77959e28a302b05829f6a1463be7f800">&#9670;&#160;</a></span>FR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FilterRegister_TypeDef::FR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="gac6296402924b37966c67ccf14a381976" name="gac6296402924b37966c67ccf14a381976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6296402924b37966c67ccf14a381976">&#9670;&#160;</a></span>FS1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FS1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter scale register, Address offset: 0x20C <br  />
 </p>

</div>
</div>
<a id="gaee667dc148250bbf37fdc66dc4a9874d" name="gaee667dc148250bbf37fdc66dc4a9874d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee667dc148250bbf37fdc66dc4a9874d">&#9670;&#160;</a></span>FTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::FTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling trigger selection register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga518a0f964908240ac335bf137c2097f3" name="ga518a0f964908240ac335bf137c2097f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga518a0f964908240ac335bf137c2097f3">&#9670;&#160;</a></span>FTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::FTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling trigger selection register, Address offset: 0x2C </p>

</div>
</div>
<a id="gae23acff49b4ff96fd29093e80fc7d72e" name="gae23acff49b4ff96fd29093e80fc7d72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae23acff49b4ff96fd29093e80fc7d72e">&#9670;&#160;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Guard time and prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga297ac2d83a1837bfdc0333474b977de0" name="ga297ac2d83a1837bfdc0333474b977de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297ac2d83a1837bfdc0333474b977de0">&#9670;&#160;</a></span>HTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::HTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog higher threshold register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga4a1547c0ed26f31108910c35d2876b83" name="ga4a1547c0ed26f31108910c35d2876b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1547c0ed26f31108910c35d2876b83">&#9670;&#160;</a></span>I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::I2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S configuration register, Address offset: 0x1C </p>

</div>
</div>
<a id="gaff2f386a2566c722f7962377b495f1a2" name="gaff2f386a2566c722f7962377b495f1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff2f386a2566c722f7962377b495f1a2">&#9670;&#160;</a></span>I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::I2SPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S prescaler register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga790a1957ec69244915a9637f7d925cf7" name="ga790a1957ec69244915a9637f7d925cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790a1957ec69244915a9637f7d925cf7">&#9670;&#160;</a></span>ICR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt clear register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga447b91de2a50d7ebde5716a8e7eda3ee" name="ga447b91de2a50d7ebde5716a8e7eda3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga447b91de2a50d7ebde5716a8e7eda3ee">&#9670;&#160;</a></span>ICR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab6d6dd2af5463e9e3df458557e09f6cf" name="gab6d6dd2af5463e9e3df458557e09f6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d6dd2af5463e9e3df458557e09f6cf">&#9670;&#160;</a></span>ICR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt flag Clear register, Address offset: 0x20 </p>

</div>
</div>
<a id="gad110cb18195f415e8575c76d9795d66b" name="gad110cb18195f415e8575c76d9795d66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad110cb18195f415e8575c76d9795d66b">&#9670;&#160;</a></span>ICR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt clear register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga0cc3561c124d06bb57dfa855e43ed99f" name="ga0cc3561c124d06bb57dfa855e43ed99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc3561c124d06bb57dfa855e43ed99f">&#9670;&#160;</a></span>IDCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::IDCODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU device ID code, Address offset: 0x00 </p>

</div>
</div>
<a id="gad84e8694cd4b5375ee533c2d875c3b5a" name="gad84e8694cd4b5375ee533c2d875c3b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84e8694cd4b5375ee533c2d875c3b5a">&#9670;&#160;</a></span>IDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRC_TypeDef::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Independent data register, Address offset: 0x04 </p>

</div>
</div>
<a id="gacf11156409414ad8841bb0b62959ee96" name="gacf11156409414ad8841bb0b62959ee96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf11156409414ad8841bb0b62959ee96">&#9670;&#160;</a></span>IDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port input data register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ga78d24b9deed83e90a2ff96c95ba94934" name="ga78d24b9deed83e90a2ff96c95ba94934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78d24b9deed83e90a2ff96c95ba94934">&#9670;&#160;</a></span>IER <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt Enable Register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga6d83a90d85e3b545cf29e98eac11765e" name="ga6d83a90d85e3b545cf29e98eac11765e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d83a90d85e3b545cf29e98eac11765e">&#9670;&#160;</a></span>IER <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt enable register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga530babbc4b9584c93a1bf87d6ce8b8dc" name="ga530babbc4b9584c93a1bf87d6ce8b8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530babbc4b9584c93a1bf87d6ce8b8dc">&#9670;&#160;</a></span>IER <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN interrupt enable register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="gaaa46777127ca968055809f6939369b07" name="gaaa46777127ca968055809f6939369b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa46777127ca968055809f6939369b07">&#9670;&#160;</a></span>IER <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt enable register, Address offset: 0x10 </p>

</div>
</div>
<a id="gacbba4df34183910fdc40fb2c4918e303" name="gacbba4df34183910fdc40fb2c4918e303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbba4df34183910fdc40fb2c4918e303">&#9670;&#160;</a></span>IER <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC interrupt enable register, Address offset:0x14 </p>

</div>
</div>
<a id="ga30576220ca1968e61666d92092e8911e" name="ga30576220ca1968e61666d92092e8911e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30576220ca1968e61666d92092e8911e">&#9670;&#160;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA interrupt clear flag register, Address offset: 0x04</p>
<p>DMA interrupt flag clear register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga17d061db586d4a5aa646b68495a8e6a4" name="ga17d061db586d4a5aa646b68495a8e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d061db586d4a5aa646b68495a8e6a4">&#9670;&#160;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt mask register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga0d6bf1df9ad8ca71ac21d19a1a9c9375" name="ga0d6bf1df9ad8ca71ac21d19a1a9c9375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6bf1df9ad8ca71ac21d19a1a9c9375">&#9670;&#160;</a></span>IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt mask register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga13639f272f5093e184d726ed5a8945a3" name="ga13639f272f5093e184d726ed5a8945a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13639f272f5093e184d726ed5a8945a3">&#9670;&#160;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initial CRC value register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaf8a7f56b952ec2aba979eb8301e5800c" name="gaf8a7f56b952ec2aba979eb8301e5800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8a7f56b952ec2aba979eb8301e5800c">&#9670;&#160;</a></span>IOASCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOASCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O analog switch control register, Address offset: 0x18 </p>

</div>
</div>
<a id="gad468fece7d1f454e0f8967edc9068c73" name="gad468fece7d1f454e0f8967edc9068c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad468fece7d1f454e0f8967edc9068c73">&#9670;&#160;</a></span>IOCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O channel control register, Address offset: 0x28 </p>

</div>
</div>
<a id="gaa166b00195900a37903238cc8d50ba36" name="gaa166b00195900a37903238cc8d50ba36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa166b00195900a37903238cc8d50ba36">&#9670;&#160;</a></span>IOGCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOGCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group control status register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga4788fab74dc1ebfff3d6e7d524f64258" name="ga4788fab74dc1ebfff3d6e7d524f64258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4788fab74dc1ebfff3d6e7d524f64258">&#9670;&#160;</a></span>IOGXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOGXCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group x counter register, Address offset: 0x34-50 </p>

</div>
</div>
<a id="ga715fd9205b604d1dda5046a31996296a" name="ga715fd9205b604d1dda5046a31996296a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715fd9205b604d1dda5046a31996296a">&#9670;&#160;</a></span>IOHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O hysteresis control register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga95191a7f002c8738f835ffbb356e28c6" name="ga95191a7f002c8738f835ffbb356e28c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95191a7f002c8738f835ffbb356e28c6">&#9670;&#160;</a></span>IOSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O sampling control register, Address offset: 0x20 </p>

</div>
</div>
<a id="gadd06351bbb4cf771125247d62b145d75" name="gadd06351bbb4cf771125247d62b145d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd06351bbb4cf771125247d62b145d75">&#9670;&#160;</a></span>ISR <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt and Status Register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaa341a859df2f59bf6c0f7a000ab8734b" name="gaa341a859df2f59bf6c0f7a000ab8734b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa341a859df2f59bf6c0f7a000ab8734b">&#9670;&#160;</a></span>ISR <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA interrupt status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga0f73f2b049d95841c54313f0cc949afe" name="ga0f73f2b049d95841c54313f0cc949afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f73f2b049d95841c54313f0cc949afe">&#9670;&#160;</a></span>ISR <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt and status register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga5a7b104d80b48b5708b50cdc487d6a78" name="ga5a7b104d80b48b5708b50cdc487d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a7b104d80b48b5708b50cdc487d6a78">&#9670;&#160;</a></span>ISR <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga7d65e605788d739a9b23a9b4a45fd10b" name="ga7d65e605788d739a9b23a9b4a45fd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d65e605788d739a9b23a9b4a45fd10b">&#9670;&#160;</a></span>ISR <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga79ce09e9fbedb2d169b3a584ed003b02" name="ga79ce09e9fbedb2d169b3a584ed003b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ce09e9fbedb2d169b3a584ed003b02">&#9670;&#160;</a></span>ISR <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt and status register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga6af5256abc4772559db27a907d19fb54" name="ga6af5256abc4772559db27a907d19fb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6af5256abc4772559db27a907d19fb54">&#9670;&#160;</a></span>ISR <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt status register, Address offset: 0x08 </p>

</div>
</div>
<a id="gae4e736a0aa1304172139d21b9d75c08a" name="gae4e736a0aa1304172139d21b9d75c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e736a0aa1304172139d21b9d75c08a">&#9670;&#160;</a></span>ISR <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Interrupt and Status Register, Address offset:0x10 </p>

</div>
</div>
<a id="ga22de9439613b9139b0bd377b9263cbe2" name="ga22de9439613b9139b0bd377b9263cbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22de9439613b9139b0bd377b9263cbe2">&#9670;&#160;</a></span>ISR <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC interrupt and status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga345a18bbd483ef44e3c2530a5c7cccfb" name="ga345a18bbd483ef44e3c2530a5c7cccfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345a18bbd483ef44e3c2530a5c7cccfb">&#9670;&#160;</a></span>ISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::ISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt status register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga729b244ace458d4d14be3a95b1d3df8e" name="ga729b244ace458d4d14be3a95b1d3df8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga729b244ace458d4d14be3a95b1d3df8e">&#9670;&#160;</a></span>JCHGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::JCHGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC injected channel group selection register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga074f6d5689e2b7752ef3de448bd98846" name="ga074f6d5689e2b7752ef3de448bd98846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074f6d5689e2b7752ef3de448bd98846">&#9670;&#160;</a></span>JDATA12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::JDATA12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC1 and SDADC2 injected data register, Address offset: 0x70 </p>

</div>
</div>
<a id="ga6e33ce811bbbc361d2aea5b81821129b" name="ga6e33ce811bbbc361d2aea5b81821129b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e33ce811bbbc361d2aea5b81821129b">&#9670;&#160;</a></span>JDATA13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::JDATA13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC1 and SDADC3 injected data register, Address offset: 0x78 </p>

</div>
</div>
<a id="gac6b05dd051600d4b189bd93d324be146" name="gac6b05dd051600d4b189bd93d324be146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b05dd051600d4b189bd93d324be146">&#9670;&#160;</a></span>JDATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::JDATAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC data register for injected group, Address offset: 0x60 </p>

</div>
</div>
<a id="gab4b0a79a9e4a9d5b0a24d7285cf55bdc" name="gab4b0a79a9e4a9d5b0a24d7285cf55bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 1, Address offset: 0x80</p>
<p>ADC injected data register 1, Address offset: 0x3C </p>

</div>
</div>
<a id="ga898b87cab4f099bcca981cc4c9318b51" name="ga898b87cab4f099bcca981cc4c9318b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898b87cab4f099bcca981cc4c9318b51">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 2, Address offset: 0x84</p>
<p>ADC injected data register 2, Address offset: 0x40 </p>

</div>
</div>
<a id="ga40999cd0a255ef62b2340e2726695063" name="ga40999cd0a255ef62b2340e2726695063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40999cd0a255ef62b2340e2726695063">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 3, Address offset: 0x88</p>
<p>ADC injected data register 3, Address offset: 0x44 </p>

</div>
</div>
<a id="gabae6e9d688b16ef350878998f5e21c0b" name="gabae6e9d688b16ef350878998f5e21c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae6e9d688b16ef350878998f5e21c0b">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 4, Address offset: 0x8C</p>
<p>ADC injected data register 4, Address offset: 0x48 </p>

</div>
</div>
<a id="gaa005e656f528aaad28d70d61c9db9b81" name="gaa005e656f528aaad28d70d61c9db9b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa005e656f528aaad28d70d61c9db9b81">&#9670;&#160;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 1, Address offset: 0x14 </p>

</div>
</div>
<a id="gaa20f76044c11042dde41c1060853fb82" name="gaa20f76044c11042dde41c1060853fb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20f76044c11042dde41c1060853fb82">&#9670;&#160;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="gae9c78142f6edf8122384263878d09015" name="gae9c78142f6edf8122384263878d09015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c78142f6edf8122384263878d09015">&#9670;&#160;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 3, Address offset: 0x1C </p>

</div>
</div>
<a id="ga92f5c1a5aaa8b286317f923482e09d35" name="ga92f5c1a5aaa8b286317f923482e09d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f5c1a5aaa8b286317f923482e09d35">&#9670;&#160;</a></span>JOFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 4, Address offset: 0x20 </p>

</div>
</div>
<a id="ga5438a76a93ac1bd2526e92ef298dc193" name="ga5438a76a93ac1bd2526e92ef298dc193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5438a76a93ac1bd2526e92ef298dc193">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected sequence register, Address offset: 0x4C</p>
<p>ADC injected sequence register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga802e9a26a89b44decd2d32d97f729dd3" name="ga802e9a26a89b44decd2d32d97f729dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802e9a26a89b44decd2d32d97f729dd3">&#9670;&#160;</a></span>KEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::KEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH key register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga63089aaa5f4ad34ee2677ebcdee49cd9" name="ga63089aaa5f4ad34ee2677ebcdee49cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63089aaa5f4ad34ee2677ebcdee49cd9">&#9670;&#160;</a></span>KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Key register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga95a59d4b1d52be521f3246028be32f3e" name="ga95a59d4b1d52be521f3246028be32f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95a59d4b1d52be521f3246028be32f3e">&#9670;&#160;</a></span>LCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::LCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port configuration lock register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="gadf7c470012f0fff12b497a5a4358da66" name="gadf7c470012f0fff12b497a5a4358da66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf7c470012f0fff12b497a5a4358da66">&#9670;&#160;</a></span>LPMCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::LPMCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPM Control and Status register, Address offset: 0x54 </p>

</div>
</div>
<a id="gafdaf8050fb01739206a92c9ad610f396" name="gafdaf8050fb01739206a92c9ad610f396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdaf8050fb01739206a92c9ad610f396">&#9670;&#160;</a></span>LTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::LTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog lower threshold register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga665ab7f6359138e3ed90c2fef2c8d770" name="ga665ab7f6359138e3ed90c2fef2c8d770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665ab7f6359138e3ed90c2fef2c8d770">&#9670;&#160;</a></span>MCMP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 1 register, Address offset: 0x1C </p>

</div>
</div>
<a id="gac8372aa15145dc78715585799d0d0e13" name="gac8372aa15145dc78715585799d0d0e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8372aa15145dc78715585799d0d0e13">&#9670;&#160;</a></span>MCMP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 2 register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga6ec37e45045f932ac961e6a1d7f164a9" name="ga6ec37e45045f932ac961e6a1d7f164a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec37e45045f932ac961e6a1d7f164a9">&#9670;&#160;</a></span>MCMP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 3 register, Address offset: 0x28 </p>

</div>
</div>
<a id="gaba50b97de51e4600d06fe3e9360f5325" name="gaba50b97de51e4600d06fe3e9360f5325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba50b97de51e4600d06fe3e9360f5325">&#9670;&#160;</a></span>MCMP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCMP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer compare 4 register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga8757d4382d0b1e41fb980b96507f59b0" name="ga8757d4382d0b1e41fb980b96507f59b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8757d4382d0b1e41fb980b96507f59b0">&#9670;&#160;</a></span>MCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer counter register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga1282eee79a22003257a7a5daa7f4a35f" name="ga1282eee79a22003257a7a5daa7f4a35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1282eee79a22003257a7a5daa7f4a35f">&#9670;&#160;</a></span>MCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master control register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="ga9998b0987b32d9a4357c908b844b5499" name="ga9998b0987b32d9a4357c908b844b5499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9998b0987b32d9a4357c908b844b5499">&#9670;&#160;</a></span>MCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gadb180fbfd563ae250f243b4c212b78e2" name="gadb180fbfd563ae250f243b4c212b78e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb180fbfd563ae250f243b4c212b78e2">&#9670;&#160;</a></span>MDIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MDIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer DMA/interrupt enable register Address offset: 0x0C </p>

</div>
</div>
<a id="gad98d31011d5949f78bd7ed04eef4daf3" name="gad98d31011d5949f78bd7ed04eef4daf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98d31011d5949f78bd7ed04eef4daf3">&#9670;&#160;</a></span>MICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer interupt clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab6f74134bdf610c6d36be93f0ce8929d" name="gab6f74134bdf610c6d36be93f0ce8929d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f74134bdf610c6d36be93f0ce8929d">&#9670;&#160;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer interrupt status register, Address offset: 0x04 </p>

</div>
</div>
<a id="gac2505d096b6b650f1647b8e0ff8b196b" name="gac2505d096b6b650f1647b8e0ff8b196b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2505d096b6b650f1647b8e0ff8b196b">&#9670;&#160;</a></span>MODER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::MODER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port mode register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="ga82126cf73ed90dfec65c8dbf7e00f876" name="ga82126cf73ed90dfec65c8dbf7e00f876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82126cf73ed90dfec65c8dbf7e00f876">&#9670;&#160;</a></span>MPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer period register, Address offset: 0x14 </p>

</div>
</div>
<a id="gafd93522e257706f438c3ac0b90bbdad9" name="gafd93522e257706f438c3ac0b90bbdad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd93522e257706f438c3ac0b90bbdad9">&#9670;&#160;</a></span>MREP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Master_TypeDef::MREP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Master Timer repetition register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaf98b957a4e887751fbd407d3e2cf93b5" name="gaf98b957a4e887751fbd407d3e2cf93b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98b957a4e887751fbd407d3e2cf93b5">&#9670;&#160;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master status register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="gae8269169fcbdc2ecb580208d99c2f89f" name="gae8269169fcbdc2ecb580208d99c2f89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8269169fcbdc2ecb580208d99c2f89f">&#9670;&#160;</a></span>OAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::OAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 1 register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga73988a218be320999c74a641b3d6e3c1" name="ga73988a218be320999c74a641b3d6e3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73988a218be320999c74a641b3d6e3c1">&#9670;&#160;</a></span>OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 2 register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga24dece1e3b3185456afe34c3dc6add2e" name="ga24dece1e3b3185456afe34c3dc6add2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24dece1e3b3185456afe34c3dc6add2e">&#9670;&#160;</a></span>OBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::OBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH Option byte register, Address offset: 0x1C </p>

</div>
</div>
<a id="gafc0d5fc22ce6426498473ec63be8577c" name="gafc0d5fc22ce6426498473ec63be8577c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc0d5fc22ce6426498473ec63be8577c">&#9670;&#160;</a></span>ODISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ODISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output disable register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga6fb78f4a978a36032cdeac93ac3c9c8b" name="ga6fb78f4a978a36032cdeac93ac3c9c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb78f4a978a36032cdeac93ac3c9c8b">&#9670;&#160;</a></span>ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output data register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="gabf167844da1fea363b0e0cfb2995b1f1" name="gabf167844da1fea363b0e0cfb2995b1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf167844da1fea363b0e0cfb2995b1f1">&#9670;&#160;</a></span>ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output disable status register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga948696e86ea3388cb8cd94cb924e6adb" name="ga948696e86ea3388cb8cd94cb924e6adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948696e86ea3388cb8cd94cb924e6adb">&#9670;&#160;</a></span>OENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Common_TypeDef::OENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output enable register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga97988c41c381690e8a38fec8d2d24ca5" name="ga97988c41c381690e8a38fec8d2d24ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97988c41c381690e8a38fec8d2d24ca5">&#9670;&#160;</a></span>OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 1, Address offset: 0x60 </p>

</div>
</div>
<a id="gae446fdae782b6dd059e348fc877681a6" name="gae446fdae782b6dd059e348fc877681a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae446fdae782b6dd059e348fc877681a6">&#9670;&#160;</a></span>OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="ga23083f97baee16e0002366547c8cb5ea" name="ga23083f97baee16e0002366547c8cb5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23083f97baee16e0002366547c8cb5ea">&#9670;&#160;</a></span>OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 3, Address offset: 0x68 </p>

</div>
</div>
<a id="ga232fcdf46374a9c267c2a6533a777fac" name="ga232fcdf46374a9c267c2a6533a777fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232fcdf46374a9c267c2a6533a777fac">&#9670;&#160;</a></span>OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 4, Address offset: 0x6C </p>

</div>
</div>
<a id="ga793cd13a4636c9785fdb99316f7fd7ab" name="ga793cd13a4636c9785fdb99316f7fd7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793cd13a4636c9785fdb99316f7fd7ab">&#9670;&#160;</a></span>OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::OPTKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option key register, Address offset: 0x08 </p>

</div>
</div>
<a id="gacb0e8a4efa46dac4a2fb1aa3d45924fd" name="gacb0e8a4efa46dac4a2fb1aa3d45924fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0e8a4efa46dac4a2fb1aa3d45924fd">&#9670;&#160;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga0d233d720f18ae2050f9131fa6faf7c6" name="ga0d233d720f18ae2050f9131fa6faf7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d233d720f18ae2050f9131fa6faf7c6">&#9670;&#160;</a></span>OSPEEDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::OSPEEDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output speed register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="ga910885e4d881c3a459dd11640237107f" name="ga910885e4d881c3a459dd11640237107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910885e4d881c3a459dd11640237107f">&#9670;&#160;</a></span>OTYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::OTYPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output type register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="ga9f3842853c6157e11aface4a32f35a92" name="ga9f3842853c6157e11aface4a32f35a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3842853c6157e11aface4a32f35a92">&#9670;&#160;</a></span>OUTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::OUTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Output register, Address offset: 0x64 </p>

</div>
</div>
<a id="gaf40ee5c849352ce62ce3bede53c077d8" name="gaf40ee5c849352ce62ce3bede53c077d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf40ee5c849352ce62ce3bede53c077d8">&#9670;&#160;</a></span>PATT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PATT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </p>

</div>
</div>
<a id="ga538ae21bafacce1a7b5f82dbe060ae4a" name="ga538ae21bafacce1a7b5f82dbe060ae4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538ae21bafacce1a7b5f82dbe060ae4a">&#9670;&#160;</a></span>PATT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PATT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </p>

</div>
</div>
<a id="gaaf79bad7e7caaa40b5f830aa06f4c655" name="gaaf79bad7e7caaa40b5f830aa06f4c655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf79bad7e7caaa40b5f830aa06f4c655">&#9670;&#160;</a></span>PATT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank4_TypeDef::PATT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Attribute memory space timing register 4, Address offset: 0xAC </p>

</div>
</div>
<a id="ga683944fc2dc9071838516a61211460ba" name="ga683944fc2dc9071838516a61211460ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683944fc2dc9071838516a61211460ba">&#9670;&#160;</a></span>PCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 2, Address offset: 0x60 </p>

</div>
</div>
<a id="ga978915d68eff7bc5534c0a9b1b39e55d" name="ga978915d68eff7bc5534c0a9b1b39e55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga978915d68eff7bc5534c0a9b1b39e55d">&#9670;&#160;</a></span>PCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 3, Address offset: 0x80 </p>

</div>
</div>
<a id="ga8e32753b3bf53f12290a16ce3439cb57" name="ga8e32753b3bf53f12290a16ce3439cb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e32753b3bf53f12290a16ce3439cb57">&#9670;&#160;</a></span>PCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank4_TypeDef::PCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card control register 4, Address offset: 0xA0 </p>

</div>
</div>
<a id="ga64c9036c1b58778cda97efa2e8a4be97" name="ga64c9036c1b58778cda97efa2e8a4be97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64c9036c1b58778cda97efa2e8a4be97">&#9670;&#160;</a></span>PECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::PECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PEC register, Address offset: 0x20 </p>

</div>
</div>
<a id="gaf0c788126b805e9f93be51becea18c12" name="gaf0c788126b805e9f93be51becea18c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c788126b805e9f93be51becea18c12">&#9670;&#160;</a></span>PERxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::PERxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx period register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="ga0febbe4cf989073ee8f5ec3ae2eab093" name="ga0febbe4cf989073ee8f5ec3ae2eab093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0febbe4cf989073ee8f5ec3ae2eab093">&#9670;&#160;</a></span>PIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank4_TypeDef::PIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card I/O space timing register 4, Address offset: 0xB0 </p>

</div>
</div>
<a id="ga6462068f44050e8eb926fac9fe4616f1" name="ga6462068f44050e8eb926fac9fe4616f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6462068f44050e8eb926fac9fe4616f1">&#9670;&#160;</a></span>PMEM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PMEM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 2, Address offset: 0x68 </p>

</div>
</div>
<a id="ga6f713b17377ce443685592c7a07a0074" name="ga6f713b17377ce443685592c7a07a0074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f713b17377ce443685592c7a07a0074">&#9670;&#160;</a></span>PMEM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::PMEM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 3, Address offset: 0x88 </p>

</div>
</div>
<a id="ga0360a569f25a4df252938828cd39cd4e" name="ga0360a569f25a4df252938828cd39cd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0360a569f25a4df252938828cd39cd4e">&#9670;&#160;</a></span>PMEM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank4_TypeDef::PMEM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Common memory space timing register 4, Address offset: 0xA8 </p>

</div>
</div>
<a id="ga0a6a8675609cee77ff162e575cfc74e8" name="ga0a6a8675609cee77ff162e575cfc74e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a6a8675609cee77ff162e575cfc74e8">&#9670;&#160;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga133294b87dbe6a01e8d9584338abc39a" name="ga133294b87dbe6a01e8d9584338abc39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga133294b87dbe6a01e8d9584338abc39a">&#9670;&#160;</a></span>PR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Pending register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga5f2717885ff171e686e0347af9e6b68d" name="ga5f2717885ff171e686e0347af9e6b68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f2717885ff171e686e0347af9e6b68d">&#9670;&#160;</a></span>PR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Prescaler register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga70a4f12449826cb6aeceed7ee6253752" name="ga70a4f12449826cb6aeceed7ee6253752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a4f12449826cb6aeceed7ee6253752">&#9670;&#160;</a></span>PR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::PR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Pending register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga5f43a11e0873212f598e41db5f2dcf6a" name="ga5f43a11e0873212f598e41db5f2dcf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f43a11e0873212f598e41db5f2dcf6a">&#9670;&#160;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="gad03c852f58077a11e75f8af42fa6d921" name="gad03c852f58077a11e75f8af42fa6d921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03c852f58077a11e75f8af42fa6d921">&#9670;&#160;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

</div>
</div>
<a id="ga44ada3bfbe891e2efc1e06bda4c8014e" name="ga44ada3bfbe891e2efc1e06bda4c8014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ada3bfbe891e2efc1e06bda4c8014e">&#9670;&#160;</a></span>PUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::PUPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="gad432e2a315abf68e6c295fb4ebc37534" name="gad432e2a315abf68e6c295fb4ebc37534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad432e2a315abf68e6c295fb4ebc37534">&#9670;&#160;</a></span>RCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga6b19ffd6acd9c6a5103b93dd64281f63" name="ga6b19ffd6acd9c6a5103b93dd64281f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b19ffd6acd9c6a5103b93dd64281f63">&#9670;&#160;</a></span>RCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CCM SRAM protection register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga48a428d8f9a2b37702311b67fb4aa555" name="ga48a428d8f9a2b37702311b67fb4aa555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a428d8f9a2b37702311b67fb4aa555">&#9670;&#160;</a></span>RDATA12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RDATA12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC1 and SDADC2 regular data register, Address offset: 0x74 </p>

</div>
</div>
<a id="ga2058b0f7008db6a1dd540a5299bb87c8" name="ga2058b0f7008db6a1dd540a5299bb87c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2058b0f7008db6a1dd540a5299bb87c8">&#9670;&#160;</a></span>RDATA13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RDATA13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC1 and SDADC3 regular data register, Address offset: 0x7C </p>

</div>
</div>
<a id="ga6f114e285adf2978b48a51b21ea4e5c1" name="ga6f114e285adf2978b48a51b21ea4e5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f114e285adf2978b48a51b21ea4e5c1">&#9670;&#160;</a></span>RDATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RDATAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC data register for the regular channel, Address offset: 0x64 </p>

</div>
</div>
<a id="ga95890984bd67845015d40e82fb091c93" name="ga95890984bd67845015d40e82fb091c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95890984bd67845015d40e82fb091c93">&#9670;&#160;</a></span>RDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data high register </p>

</div>
</div>
<a id="gac7d62861de29d0b4fcf11fabbdbd76e7" name="gac7d62861de29d0b4fcf11fabbdbd76e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d62861de29d0b4fcf11fabbdbd76e7">&#9670;&#160;</a></span>RDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data low register </p>

</div>
</div>
<a id="gad9f9ae594003c39cc27f147e29a130bb" name="gad9f9ae594003c39cc27f147e29a130bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f9ae594003c39cc27f147e29a130bb">&#9670;&#160;</a></span>RDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::RDP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte Read protection, Address offset: 0x00 </p>

</div>
</div>
<a id="gab38dd649c7ec25ed70fe49791d45668d" name="gab38dd649c7ec25ed70fe49791d45668d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab38dd649c7ec25ed70fe49791d45668d">&#9670;&#160;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receive Data register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga49d74ca8b402c2b9596bfcbe4cd051a9" name="ga49d74ca8b402c2b9596bfcbe4cd051a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d74ca8b402c2b9596bfcbe4cd051a9">&#9670;&#160;</a></span>RDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data length control and time stamp register </p>

</div>
</div>
<a id="gac4df3ee9d5dd2f809b6def3fa76cdc33" name="gac4df3ee9d5dd2f809b6def3fa76cdc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4df3ee9d5dd2f809b6def3fa76cdc33">&#9670;&#160;</a></span>REPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::REPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx repetition register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="ga5206a0915a426980291c55c79db38890" name="ga5206a0915a426980291c55c79db38890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5206a0915a426980291c55c79db38890">&#9670;&#160;</a></span>RESERVED <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_Common_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, ADC1/3 base address + 0x304 <br  />
 </p>

</div>
</div>
<a id="ga0fcd52ab6fff5b2e6843ad029509913a" name="ga0fcd52ab6fff5b2e6843ad029509913a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fcd52ab6fff5b2e6843ad029509913a">&#9670;&#160;</a></span>RESERVED <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FLASH_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="ga5163baa7563204840a69aee0543b76b7" name="ga5163baa7563204840a69aee0543b76b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5163baa7563204840a69aee0543b76b7">&#9670;&#160;</a></span>RESERVED <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYSCFG_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x04 </p>

</div>
</div>
<a id="gaf740868b36d8ec3898c3567f2cfaac63" name="gaf740868b36d8ec3898c3567f2cfaac63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf740868b36d8ec3898c3567f2cfaac63">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x010 <br  />
 </p>

</div>
</div>
<a id="ga70dfd1730dba65041550ef55a44db87c" name="ga70dfd1730dba65041550ef55a44db87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dfd1730dba65041550ef55a44db87c">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CRC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x05 </p>

</div>
</div>
<a id="ga6b05f073bbd937260710d82c585b6e72" name="ga6b05f073bbd937260710d82c585b6e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b05f073bbd937260710d82c585b6e72">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x14 </p>

</div>
</div>
<a id="ga47e5d3b9fc64cb13b76935ce60798bf5" name="ga47e5d3b9fc64cb13b76935ce60798bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e5d3b9fc64cb13b76935ce60798bf5">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t OB_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x04 </p>

</div>
</div>
<a id="ga4046d6d0379d1b629665b866d0442ecd" name="ga4046d6d0379d1b629665b866d0442ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4046d6d0379d1b629665b866d0442ecd">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x04</p>
<p>Reserved, 0x1C </p>

</div>
</div>
<a id="ga150d3ec74c7a8884d87bc15b9e878055" name="ga150d3ec74c7a8884d87bc15b9e878055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150d3ec74c7a8884d87bc15b9e878055">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="gaf394c92193f1e52feaa7a27e090374ed" name="gaf394c92193f1e52feaa7a27e090374ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf394c92193f1e52feaa7a27e090374ed">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x020 - 0x17F <br  />
 </p>

</div>
</div>
<a id="gabaadc15d64249004eafbed98f8d9236c" name="gabaadc15d64249004eafbed98f8d9236c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaadc15d64249004eafbed98f8d9236c">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga616ee0bf6ed744088c6b80762dd7fb88" name="ga616ee0bf6ed744088c6b80762dd7fb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616ee0bf6ed744088c6b80762dd7fb88">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_Bank2_3_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x70 <br  />
 </p>

</div>
</div>
<a id="gac8164842c14abe920e74cdb3d5118f7d" name="gac8164842c14abe920e74cdb3d5118f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8164842c14abe920e74cdb3d5118f7d">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Master_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x20 </p>

</div>
</div>
<a id="gaa4536c87894593f3aaa9c98a88e1e144" name="gaa4536c87894593f3aaa9c98a88e1e144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4536c87894593f3aaa9c98a88e1e144">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Timerx_TypeDef::RESERVED0[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x6C..0x7C </p>

</div>
</div>
<a id="ga53d69d1c76df513fac2d0547f68b5e71" name="ga53d69d1c76df513fac2d0547f68b5e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d69d1c76df513fac2d0547f68b5e71">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x10 <br  />
 </p>

</div>
</div>
<a id="ga54d49ecc780f3fd305613ecf4f817f80" name="ga54d49ecc780f3fd305613ecf4f817f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d49ecc780f3fd305613ecf4f817f80">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x01C <br  />
 </p>

</div>
</div>
<a id="ga8b205c6e25b1808ac016db2356b3021d" name="ga8b205c6e25b1808ac016db2356b3021d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b205c6e25b1808ac016db2356b3021d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t CRC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga3884a187c996dbb2187d499e9545c71b" name="ga3884a187c996dbb2187d499e9545c71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3884a187c996dbb2187d499e9545c71b">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 </p>

</div>
</div>
<a id="ga022f7a6ab98b1cf66443e0af882122ef" name="ga022f7a6ab98b1cf66443e0af882122ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022f7a6ab98b1cf66443e0af882122ef">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EXTI_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="gac9f74fcb5eb1a543bc4ec85434bccb2f" name="gac9f74fcb5eb1a543bc4ec85434bccb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f74fcb5eb1a543bc4ec85434bccb2f">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t OB_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga27f20ff0eccdc070477448b973ca8df7" name="ga27f20ff0eccdc070477448b973ca8df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f20ff0eccdc070477448b973ca8df7">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 </p>

</div>
</div>
<a id="ga6d78680272a465db0ee43eba4e9c54f3" name="ga6d78680272a465db0ee43eba4e9c54f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d78680272a465db0ee43eba4e9c54f3">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x26 <br  />
 </p>

</div>
</div>
<a id="gabd4c34405c765b5bd5fe38bbeb7569b6" name="gabd4c34405c765b5bd5fe38bbeb7569b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4c34405c765b5bd5fe38bbeb7569b6">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1D0 - 0x1FF <br  />
 </p>

</div>
</div>
<a id="ga4d2d3515b92eb74072bb91990542dcb3" name="ga4d2d3515b92eb74072bb91990542dcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d2d3515b92eb74072bb91990542dcb3">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga047ae1315f859dcef7b4546cb7ad6237" name="ga047ae1315f859dcef7b4546cb7ad6237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047ae1315f859dcef7b4546cb7ad6237">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_Bank2_3_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78 <br  />
 </p>

</div>
</div>
<a id="ga20ecd04c6a42bac56f0dbd5640e6aaf0" name="ga20ecd04c6a42bac56f0dbd5640e6aaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ecd04c6a42bac56f0dbd5640e6aaf0">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C</p>
<p>Reserved, 0x20 </p>

</div>
</div>
<a id="ga143694aea9644b14ef27d32665846d48" name="ga143694aea9644b14ef27d32665846d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga143694aea9644b14ef27d32665846d48">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Master_TypeDef::RESERVED1[20]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30..0x7C </p>

</div>
</div>
<a id="ga0335d31a1f142ab44d1c01cadd2a85ec" name="ga0335d31a1f142ab44d1c01cadd2a85ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0335d31a1f142ab44d1c01cadd2a85ec">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="ga5bf6d41770fd8dc6473d962b8770a00f" name="ga5bf6d41770fd8dc6473d962b8770a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bf6d41770fd8dc6473d962b8770a00f">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x40 </p>

</div>
</div>
<a id="ga611b251f8aae29cb2a83a985596bb26e" name="ga611b251f8aae29cb2a83a985596bb26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga611b251f8aae29cb2a83a985596bb26e">&#9670;&#160;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 </p>

</div>
</div>
<a id="ga89e0a9b959869be96bfef32c278c869a" name="ga89e0a9b959869be96bfef32c278c869a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e0a9b959869be96bfef32c278c869a">&#9670;&#160;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48</p>
<p>Reserved, 0x4C </p>

</div>
</div>
<a id="gae037e71a3c59a05d0f81128820b9d9a7" name="gae037e71a3c59a05d0f81128820b9d9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae037e71a3c59a05d0f81128820b9d9a7">&#9670;&#160;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C</p>
<p>Reserved, 0x50 </p>

</div>
</div>
<a id="ga765755fde982b2e6c60f43a9a181cfdb" name="ga765755fde982b2e6c60f43a9a181cfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765755fde982b2e6c60f43a9a181cfdb">&#9670;&#160;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50 </p>

</div>
</div>
<a id="ga30aca300e6a05f1afa16406770c0dd52" name="ga30aca300e6a05f1afa16406770c0dd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30aca300e6a05f1afa16406770c0dd52">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[1/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02C <br  />
 </p>

</div>
</div>
<a id="ga4dd260a7d589d62975619a42f9a6abe4" name="ga4dd260a7d589d62975619a42f9a6abe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd260a7d589d62975619a42f9a6abe4">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[2/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CRC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0C </p>

</div>
</div>
<a id="ga01f17a61ef72cf59de0dc86dcf605493" name="ga01f17a61ef72cf59de0dc86dcf605493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f17a61ef72cf59de0dc86dcf605493">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[3/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

</div>
</div>
<a id="gae89cc25b732d7992ed136ee137ddd7d4" name="gae89cc25b732d7992ed136ee137ddd7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae89cc25b732d7992ed136ee137ddd7d4">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[4/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EXTI_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C <br  />
 </p>

</div>
</div>
<a id="ga7ff59eaa0f8c9e69e6736dddc514a037" name="ga7ff59eaa0f8c9e69e6736dddc514a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff59eaa0f8c9e69e6736dddc514a037">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[5/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C </p>

</div>
</div>
<a id="gaf2b7924854e56d0ebd3e8699dfd0e369" name="gaf2b7924854e56d0ebd3e8699dfd0e369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b7924854e56d0ebd3e8699dfd0e369">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[6/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2A <br  />
 </p>

</div>
</div>
<a id="gab29069c9fd10eeec47414abd8d06822f" name="gab29069c9fd10eeec47414abd8d06822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29069c9fd10eeec47414abd8d06822f">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[7/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x208 <br  />
 </p>

</div>
</div>
<a id="ga5e7bbbb02a304e95db0f47927613aecc" name="ga5e7bbbb02a304e95db0f47927613aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7bbbb02a304e95db0f47927613aecc">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[8/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga6ad137c907cf4b99f0457b0b35d9cf66" name="ga6ad137c907cf4b99f0457b0b35d9cf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad137c907cf4b99f0457b0b35d9cf66">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[9/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_Bank2_3_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x7C <br  />
 </p>

</div>
</div>
<a id="ga3fadb54ea7fd466c3e19c7478dca8da8" name="ga3fadb54ea7fd466c3e19c7478dca8da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fadb54ea7fd466c3e19c7478dca8da8">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[10/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x20</p>
<p>Reserved, 0x24 </p>

</div>
</div>
<a id="ga4b76183ef00fad76aad28073c8da7eb9" name="ga4b76183ef00fad76aad28073c8da7eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b76183ef00fad76aad28073c8da7eb9">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[11/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C <br  />
 </p>

</div>
</div>
<a id="gad4ffd02fea1594fdd917132e217e466a" name="gad4ffd02fea1594fdd917132e217e466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4ffd02fea1594fdd917132e217e466a">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x044 <br  />
 </p>

</div>
</div>
<a id="gad2d94b775439cfb7b6684cbc45ab70d3" name="gad2d94b775439cfb7b6684cbc45ab70d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d94b775439cfb7b6684cbc45ab70d3">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 </p>

</div>
</div>
<a id="ga0d47873260f8f0c16b8ec77e1edc8789" name="ga0d47873260f8f0c16b8ec77e1edc8789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d47873260f8f0c16b8ec77e1edc8789">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

</div>
</div>
<a id="gaf730af32307f845895465e8ead57d20c" name="gaf730af32307f845895465e8ead57d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf730af32307f845895465e8ead57d20c">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x210 <br  />
 </p>

</div>
</div>
<a id="ga0c92b14da7ba0df757ff11ff20e1bc6a" name="ga0c92b14da7ba0df757ff11ff20e1bc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c92b14da7ba0df757ff11ff20e1bc6a">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaf2332ba5b55b05ede2065fe54720ab4b" name="gaf2332ba5b55b05ede2065fe54720ab4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2332ba5b55b05ede2065fe54720ab4b">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_Bank2_3_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x90 <br  />
 </p>

</div>
</div>
<a id="ga51fa729c1fefbf9c26e09ee8bf727d5b" name="ga51fa729c1fefbf9c26e09ee8bf727d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fa729c1fefbf9c26e09ee8bf727d5b">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24 </p>

</div>
</div>
<a id="ga6586bf796e3afd95db81ae93626391a6" name="ga6586bf796e3afd95db81ae93626391a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6586bf796e3afd95db81ae93626391a6">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2C - 0x3C <br  />
 </p>

</div>
</div>
<a id="ga09db4799beea24a29003049cd0c37c0f" name="ga09db4799beea24a29003049cd0c37c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09db4799beea24a29003049cd0c37c0f">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x048 <br  />
 </p>

</div>
</div>
<a id="ga75a37e293ded1627c94cf521df950e31" name="ga75a37e293ded1627c94cf521df950e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75a37e293ded1627c94cf521df950e31">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x2C </p>

</div>
</div>
<a id="ga51c408c7c352b8080f0c6d42bf811d43" name="ga51c408c7c352b8080f0c6d42bf811d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c408c7c352b8080f0c6d42bf811d43">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x218 <br  />
 </p>

</div>
</div>
<a id="ga0fb31d18b68c68b52235c835855cd42b" name="ga0fb31d18b68c68b52235c835855cd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fb31d18b68c68b52235c835855cd42b">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga1b25444a1ddbe13adec6b33e9309dbe3" name="ga1b25444a1ddbe13adec6b33e9309dbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b25444a1ddbe13adec6b33e9309dbe3">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28 </p>

</div>
</div>
<a id="ga52b21703ade57aad74d4e7acbdbeed78" name="ga52b21703ade57aad74d4e7acbdbeed78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b21703ade57aad74d4e7acbdbeed78">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48 - 0x5C <br  />
 </p>

</div>
</div>
<a id="gae7b1498cfa49c4ba915c4ce22c83c3d2" name="gae7b1498cfa49c4ba915c4ce22c83c3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b1498cfa49c4ba915c4ce22c83c3d2">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x050 - 0x05C <br  />
 </p>

</div>
</div>
<a id="ga05b74b369ea3d9489caa4427c034c2a3" name="ga05b74b369ea3d9489caa4427c034c2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b74b369ea3d9489caa4427c034c2a3">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x220-0x23F <br  />
 </p>

</div>
</div>
<a id="gaad38b822edd9ae72cf99585aad5b8e7e" name="gaad38b822edd9ae72cf99585aad5b8e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad38b822edd9ae72cf99585aad5b8e7e">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaec51337c62111f13e976f73f1f691861" name="gaec51337c62111f13e976f73f1f691861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec51337c62111f13e976f73f1f691861">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2C </p>

</div>
</div>
<a id="gab698fec51f1524929fb87b15e441e769" name="gab698fec51f1524929fb87b15e441e769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab698fec51f1524929fb87b15e441e769">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDADC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x68 - 0x6C <br  />
 </p>

</div>
</div>
<a id="gad8a8fe66152df1974d0901ca713c37b5" name="gad8a8fe66152df1974d0901ca713c37b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a8fe66152df1974d0901ca713c37b5">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x070 - 0x07C <br  />
 </p>

</div>
</div>
<a id="ga9a81559cab1ddf49b2a028d368ad81c8" name="ga9a81559cab1ddf49b2a028d368ad81c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a81559cab1ddf49b2a028d368ad81c8">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga7e407e96a4e0d2577d2ee1f6165965cb" name="ga7e407e96a4e0d2577d2ee1f6165965cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e407e96a4e0d2577d2ee1f6165965cb">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 </p>

</div>
</div>
<a id="gac8e7f4d293c623d365e060a922c7863e" name="gac8e7f4d293c623d365e060a922c7863e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8e7f4d293c623d365e060a922c7863e">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x090 - 0x09C <br  />
 </p>

</div>
</div>
<a id="ga09936292ef8d82974b55a03a1080534e" name="ga09936292ef8d82974b55a03a1080534e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09936292ef8d82974b55a03a1080534e">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTC_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C <br  />
 </p>

</div>
</div>
<a id="ga16f572a38f20e79156cc65324fbfc2fc" name="ga16f572a38f20e79156cc65324fbfc2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f572a38f20e79156cc65324fbfc2fc">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga2e67d5f26fd40feba7cb0b45b7dc2016" name="ga2e67d5f26fd40feba7cb0b45b7dc2016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e67d5f26fd40feba7cb0b45b7dc2016">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x34 </p>

</div>
</div>
<a id="ga0ba5631f55ff82a9a375d4b0e6b63467" name="ga0ba5631f55ff82a9a375d4b0e6b63467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba5631f55ff82a9a375d4b0e6b63467">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A8 <br  />
 </p>

</div>
</div>
<a id="gace8692e7bd4ee1a79268313bed47b4ba" name="gace8692e7bd4ee1a79268313bed47b4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8692e7bd4ee1a79268313bed47b4ba">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga947b3938ff1174c1268db938e19eac6c" name="ga947b3938ff1174c1268db938e19eac6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947b3938ff1174c1268db938e19eac6c">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x38 </p>

</div>
</div>
<a id="ga35454801a099515a661b1fee41e4736b" name="ga35454801a099515a661b1fee41e4736b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35454801a099515a661b1fee41e4736b">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0AC <br  />
 </p>

</div>
</div>
<a id="gaefd02bb2a6dcb3fd77d3bc4c418fcdc4" name="gaefd02bb2a6dcb3fd77d3bc4c418fcdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd02bb2a6dcb3fd77d3bc4c418fcdc4">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gacb6d61abc4707e582365d274774a13c0" name="gacb6d61abc4707e582365d274774a13c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6d61abc4707e582365d274774a13c0">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x3C </p>

</div>
</div>
<a id="gac729616a1792efd2891f8d938692071e" name="gac729616a1792efd2891f8d938692071e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac729616a1792efd2891f8d938692071e">&#9670;&#160;</a></span>RESERVEDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVEDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga29a2b0fc48938cd5bc79f892546fadf3" name="ga29a2b0fc48938cd5bc79f892546fadf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29a2b0fc48938cd5bc79f892546fadf3">&#9670;&#160;</a></span>RESERVEDB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVEDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga88f013eaee07f62c2138879084332de6" name="ga88f013eaee07f62c2138879084332de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f013eaee07f62c2138879084332de6">&#9670;&#160;</a></span>RESERVEDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVEDC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gae2905274f4e48e109920f4aa9a31bd01" name="gae2905274f4e48e109920f4aa9a31bd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2905274f4e48e109920f4aa9a31bd01">&#9670;&#160;</a></span>RESERVEDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USB_TypeDef::RESERVEDD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gad8e858479e26ab075ee2ddb630e8769d" name="gad8e858479e26ab075ee2ddb630e8769d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e858479e26ab075ee2ddb630e8769d">&#9670;&#160;</a></span>RF0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::RF0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 0 register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="ga69a528d1288c1de666df68655af1d20e" name="ga69a528d1288c1de666df68655af1d20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a528d1288c1de666df68655af1d20e">&#9670;&#160;</a></span>RF1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::RF1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 1 register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ga034504d43f7b16b320745a25b3a8f12d" name="ga034504d43f7b16b320745a25b3a8f12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034504d43f7b16b320745a25b3a8f12d">&#9670;&#160;</a></span>RIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox identifier register </p>

</div>
</div>
<a id="gaa3703eaa40e447dcacc69c0827595532" name="gaa3703eaa40e447dcacc69c0827595532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3703eaa40e447dcacc69c0827595532">&#9670;&#160;</a></span>RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Reload register, Address offset: 0x08 </p>

</div>
</div>
<a id="gadd7a9e13a3281f6bea133b3693ce68f8" name="gadd7a9e13a3281f6bea133b3693ce68f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7a9e13a3281f6bea133b3693ce68f8">&#9670;&#160;</a></span>RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::RQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Request register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga47efe68443b75c5539907d539ca9c668" name="ga47efe68443b75c5539907d539ca9c668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47efe68443b75c5539907d539ca9c668">&#9670;&#160;</a></span>RSTx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 1 reset register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga2a32d4e45ee9819ed5f2be2050c28b03" name="ga2a32d4e45ee9819ed5f2be2050c28b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a32d4e45ee9819ed5f2be2050c28b03">&#9670;&#160;</a></span>RSTx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 2 reset register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga8ac91eb77423dc5391d030c5be66fc5a" name="ga8ac91eb77423dc5391d030c5be66fc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ac91eb77423dc5391d030c5be66fc5a">&#9670;&#160;</a></span>RSTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Reset register, Address offset: 0x54 </p>

</div>
</div>
<a id="ga5732c379e1ce532552e80392db4eabf8" name="ga5732c379e1ce532552e80392db4eabf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5732c379e1ce532552e80392db4eabf8">&#9670;&#160;</a></span>RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USART_TypeDef::RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receiver Time Out register, Address offset: 0x14 </p>

</div>
</div>
<a id="gac019d211d8c880b327a1b90a06cc0675" name="gac019d211d8c880b327a1b90a06cc0675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac019d211d8c880b327a1b90a06cc0675">&#9670;&#160;</a></span>RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::RTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising trigger selection register, Address offset: 0x08</p>
<p>EXTI Rising trigger selection register , Address offset: 0x08 </p>

</div>
</div>
<a id="ga9670b69baeb2f676b54403a6fd7482dc" name="ga9670b69baeb2f676b54403a6fd7482dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9670b69baeb2f676b54403a6fd7482dc">&#9670;&#160;</a></span>RTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::RTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising trigger selection register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga60f1f0e77c52e89cfd738999bee5c9d0" name="ga60f1f0e77c52e89cfd738999bee5c9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f1f0e77c52e89cfd738999bee5c9d0">&#9670;&#160;</a></span>RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Rx CRC register (not used in I2S mode), Address offset: 0x14</p>
<p>SPI Rx CRC register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga43d30d8efd8e4606663c7cb8d2565e12" name="ga43d30d8efd8e4606663c7cb8d2565e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43d30d8efd8e4606663c7cb8d2565e12">&#9670;&#160;</a></span>RXDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Receive data register, Address offset: 0x24 </p>

</div>
</div>
<a id="gae2bc7566d4fe07776fc8e5b2ace32981" name="gae2bc7566d4fe07776fc8e5b2ace32981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2bc7566d4fe07776fc8e5b2ace32981">&#9670;&#160;</a></span>RXDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Rx Data Register, Address offset:0x0C </p>

</div>
</div>
<a id="gaf66ec58de15ad11e193a131600a8ca79" name="gaf66ec58de15ad11e193a131600a8ca79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf66ec58de15ad11e193a131600a8ca79">&#9670;&#160;</a></span>SETx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::SETx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 1 set register, Address offset: 0x3C </p>

</div>
</div>
<a id="ga3c9bfd9548d77716a2f5258b9aa1b3f9" name="ga3c9bfd9548d77716a2f5258b9aa1b3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9bfd9548d77716a2f5258b9aa1b3f9">&#9670;&#160;</a></span>SETx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::SETx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 2 set register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga90ff90723c0ec4ae8a7028d4f3b024f4" name="ga90ff90723c0ec4ae8a7028d4f3b024f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90ff90723c0ec4ae8a7028d4f3b024f4">&#9670;&#160;</a></span>sFIFOMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> CAN_TypeDef::sFIFOMailBox</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </p>

</div>
</div>
<a id="ga1aa53d5f37638a6c1788b850e192bbe8" name="ga1aa53d5f37638a6c1788b850e192bbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa53d5f37638a6c1788b850e192bbe8">&#9670;&#160;</a></span>sFilterRegister</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> CAN_TypeDef::sFilterRegister</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter Register, Address offset: 0x240-0x31C <br  />
 </p>

</div>
</div>
<a id="ga6082856c9191f5003b6163c0d3afcaff" name="ga6082856c9191f5003b6163c0d3afcaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6082856c9191f5003b6163c0d3afcaff">&#9670;&#160;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga67d30593bcb68b98186ebe5bc8dc34b1" name="ga67d30593bcb68b98186ebe5bc8dc34b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d30593bcb68b98186ebe5bc8dc34b1">&#9670;&#160;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga73009a8122fcc628f467a4e997109347" name="ga73009a8122fcc628f467a4e997109347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73009a8122fcc628f467a4e997109347">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 1, Address offset: 0x14</p>
<p>ADC sample time register 1, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9e68fe36c4c8fbbac294b5496ccf7130" name="ga9e68fe36c4c8fbbac294b5496ccf7130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e68fe36c4c8fbbac294b5496ccf7130">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 2, Address offset: 0x18</p>
<p>ADC sample time register 2, Address offset: 0x10 </p>

</div>
</div>
<a id="ga0185aa54962ba987f192154fb7a2d673" name="ga0185aa54962ba987f192154fb7a2d673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0185aa54962ba987f192154fb7a2d673">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 1, Address offset: 0x30</p>
<p>ADC regular sequence register 1, Address offset: 0x2C </p>

</div>
</div>
<a id="ga6b6e55e6c667042e5a46a76518b73d5a" name="ga6b6e55e6c667042e5a46a76518b73d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6e55e6c667042e5a46a76518b73d5a">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 2, Address offset: 0x34</p>
<p>ADC regular sequence register 2, Address offset: 0x30 </p>

</div>
</div>
<a id="ga51dbdba74c4d3559157392109af68fc6" name="ga51dbdba74c4d3559157392109af68fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51dbdba74c4d3559157392109af68fc6">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 3, Address offset: 0x38</p>
<p>ADC regular sequence register 3, Address offset: 0x34 </p>

</div>
</div>
<a id="gab66c9816c1ca151a6ec728ec55655264" name="gab66c9816c1ca151a6ec728ec55655264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66c9816c1ca151a6ec728ec55655264">&#9670;&#160;</a></span>SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 4, Address offset: 0x3C </p>

</div>
</div>
<a id="ga1d3fd83d6ed8b2d90b471db4509b0e70" name="ga1d3fd83d6ed8b2d90b471db4509b0e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d3fd83d6ed8b2d90b471db4509b0e70">&#9670;&#160;</a></span>SR <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC status register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga52c4943c64904227a559bf6f14ce4de6" name="ga52c4943c64904227a559bf6f14ce4de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c4943c64904227a559bf6f14ce4de6">&#9670;&#160;</a></span>SR <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9bbfbe921f2acfaf58251849bd0a511c" name="ga9bbfbe921f2acfaf58251849bd0a511c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbfbe921f2acfaf58251849bd0a511c">&#9670;&#160;</a></span>SR <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga33f3dd6a505d06fe6c466b63be451891" name="ga33f3dd6a505d06fe6c466b63be451891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f3dd6a505d06fe6c466b63be451891">&#9670;&#160;</a></span>SR <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Status register, Address offset: 0x08 </p>

</div>
</div>
<a id="gacedfc978c879835c05ef1788ad26b2ff" name="gacedfc978c879835c05ef1788ad26b2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedfc978c879835c05ef1788ad26b2ff">&#9670;&#160;</a></span>SR <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga15655cda4854cc794db1f27b3c0bba38" name="ga15655cda4854cc794db1f27b3c0bba38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15655cda4854cc794db1f27b3c0bba38">&#9670;&#160;</a></span>SR <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga9745df96e98f3cdc2d05ccefce681f64" name="ga9745df96e98f3cdc2d05ccefce681f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9745df96e98f3cdc2d05ccefce681f64">&#9670;&#160;</a></span>SR <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC status register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaba13a6af1577f1ba0d2f0b4b0826fc6e" name="gaba13a6af1577f1ba0d2f0b4b0826fc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba13a6af1577f1ba0d2f0b4b0826fc6e">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="ga0f9fac8999449c641995f53869f66f7c" name="ga0f9fac8999449c641995f53869f66f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f9fac8999449c641995f53869f66f7c">&#9670;&#160;</a></span>SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank2_3_TypeDef::SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </p>

</div>
</div>
<a id="ga665493ce6898bd71fb6122f4b52ce0d7" name="ga665493ce6898bd71fb6122f4b52ce0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665493ce6898bd71fb6122f4b52ce0d7">&#9670;&#160;</a></span>SR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_Bank4_TypeDef::SR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card FIFO status and interrupt register 4, Address offset: 0xA4 </p>

</div>
</div>
<a id="gaefbd38be87117d1fced289bf9c534414" name="gaefbd38be87117d1fced289bf9c534414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefbd38be87117d1fced289bf9c534414">&#9670;&#160;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x28 </p>

</div>
</div>
<a id="gab78f764584ec276cd36960d4f4fcdc1a" name="gab78f764584ec276cd36960d4f4fcdc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab78f764584ec276cd36960d4f4fcdc1a">&#9670;&#160;</a></span>sTxMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> CAN_TypeDef::sTxMailBox</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </p>

</div>
</div>
<a id="ga5c1f538e64ee90918cd158b808f5d4de" name="ga5c1f538e64ee90918cd158b808f5d4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1f538e64ee90918cd158b808f5d4de">&#9670;&#160;</a></span>SWIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::SWIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software interrupt event register, Address offset: 0x10 </p>

</div>
</div>
<a id="gac537696dafad0997c5ebc4f4d21abd16" name="gac537696dafad0997c5ebc4f4d21abd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac537696dafad0997c5ebc4f4d21abd16">&#9670;&#160;</a></span>SWIER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::SWIER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software interrupt event register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga4ccb66068a1ebee1179574dda20206b6" name="ga4ccb66068a1ebee1179574dda20206b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccb66068a1ebee1179574dda20206b6">&#9670;&#160;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC software trigger register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga498ecce9715c916dd09134fddd0072c0" name="ga498ecce9715c916dd09134fddd0072c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga498ecce9715c916dd09134fddd0072c0">&#9670;&#160;</a></span>TAFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TAFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC tamper and alternate function configuration register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga98c6bcd7c9bae378ebf83fd9f5b59020" name="ga98c6bcd7c9bae378ebf83fd9f5b59020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c6bcd7c9bae378ebf83fd9f5b59020">&#9670;&#160;</a></span>TDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data high register </p>

</div>
</div>
<a id="ga408c96501b1cc8bd527432736d132a39" name="ga408c96501b1cc8bd527432736d132a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408c96501b1cc8bd527432736d132a39">&#9670;&#160;</a></span>TDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data low register </p>

</div>
</div>
<a id="ga010c9ef83a8236947a3bfaab1ed29df4" name="ga010c9ef83a8236947a3bfaab1ed29df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga010c9ef83a8236947a3bfaab1ed29df4">&#9670;&#160;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Transmit Data register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga2351cb865d064cf75f61642aaa887f76" name="ga2351cb865d064cf75f61642aaa887f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2351cb865d064cf75f61642aaa887f76">&#9670;&#160;</a></span>TDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data length control and time stamp register </p>

</div>
</div>
<a id="ga95f1607b6254092066a3b6e35146e28a" name="ga95f1607b6254092066a3b6e35146e28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f1607b6254092066a3b6e35146e28a">&#9670;&#160;</a></span>TIMEOUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::TIMEOUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timeout register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga92514ade6721d7c8e35d95c5b5810852" name="ga92514ade6721d7c8e35d95c5b5810852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92514ade6721d7c8e35d95c5b5810852">&#9670;&#160;</a></span>TIMINGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::TIMINGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timing register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga9173d3ec7c92223cf50a56603c81badf" name="ga9173d3ec7c92223cf50a56603c81badf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9173d3ec7c92223cf50a56603c81badf">&#9670;&#160;</a></span>TIMxCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx control register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="gaf006efa59d4c5abf790bd70a3efcf4c0" name="gaf006efa59d4c5abf790bd70a3efcf4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf006efa59d4c5abf790bd70a3efcf4c0">&#9670;&#160;</a></span>TIMxDIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxDIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx DMA/interrupt enable register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="gad5297297806a11928502dcb425980155" name="gad5297297806a11928502dcb425980155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5297297806a11928502dcb425980155">&#9670;&#160;</a></span>TIMxICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx interrupt clear register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="ga2fa9028b493d2d6dcc89bfbb8b5ee966" name="ga2fa9028b493d2d6dcc89bfbb8b5ee966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa9028b493d2d6dcc89bfbb8b5ee966">&#9670;&#160;</a></span>TIMxISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx interrupt status register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="ga22f525c909de2dcec1d4093fe1d562b8" name="ga22f525c909de2dcec1d4093fe1d562b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f525c909de2dcec1d4093fe1d562b8">&#9670;&#160;</a></span>TIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN TX mailbox identifier register </p>

</div>
</div>
<a id="ga2e8783857f8644a4eb80ebc51e1cba42" name="ga2e8783857f8644a4eb80ebc51e1cba42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e8783857f8644a4eb80ebc51e1cba42">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga052b985734ae89cc566b5eebcbccb790" name="ga052b985734ae89cc566b5eebcbccb790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052b985734ae89cc566b5eebcbccb790">&#9670;&#160;</a></span>TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::TR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 1, Address offset: 0x20 </p>

</div>
</div>
<a id="gaf12d65ad51bd7bd8218b247a89e3c1b8" name="gaf12d65ad51bd7bd8218b247a89e3c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf12d65ad51bd7bd8218b247a89e3c1b8">&#9670;&#160;</a></span>TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::TR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 2, Address offset: 0x24 </p>

</div>
</div>
<a id="gaae8c3abfca538d1846ee561af9ef9f22" name="gaae8c3abfca538d1846ee561af9ef9f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8c3abfca538d1846ee561af9ef9f22">&#9670;&#160;</a></span>TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::TR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 3, Address offset: 0x28 </p>

</div>
</div>
<a id="gaa4633dbcdb5dd41a714020903fd67c82" name="gaa4633dbcdb5dd41a714020903fd67c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4633dbcdb5dd41a714020903fd67c82">&#9670;&#160;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

</div>
</div>
<a id="gacbc82ac4e87e75350fc586be5e56d95b" name="gacbc82ac4e87e75350fc586be5e56d95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc82ac4e87e75350fc586be5e56d95b">&#9670;&#160;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN transmit status register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="ga1e8b4b987496ee1c0c6f16b0a94ea1a1" name="ga1e8b4b987496ee1c0c6f16b0a94ea1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">&#9670;&#160;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga1ddbb2a5eaa54ff43835026dec99ae1c" name="ga1ddbb2a5eaa54ff43835026dec99ae1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddbb2a5eaa54ff43835026dec99ae1c">&#9670;&#160;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga0b5a7f6383eb478bbcc22a36c5e95ae6" name="ga0b5a7f6383eb478bbcc22a36c5e95ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5a7f6383eb478bbcc22a36c5e95ae6">&#9670;&#160;</a></span>TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_TypeDef::TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Tx CRC register (not used in I2S mode), Address offset: 0x18</p>
<p>SPI Tx CRC register, Address offset: 0x18 </p>

</div>
</div>
<a id="gad243ba45c86b31cb271ccfc09c920628" name="gad243ba45c86b31cb271ccfc09c920628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad243ba45c86b31cb271ccfc09c920628">&#9670;&#160;</a></span>TXDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_TypeDef::TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit data register, Address offset: 0x28 </p>

</div>
</div>
<a id="gab8d8a4703a2a87dcd4d1d7b1f38bd464" name="gab8d8a4703a2a87dcd4d1d7b1f38bd464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d8a4703a2a87dcd4d1d7b1f38bd464">&#9670;&#160;</a></span>TXDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEC_TypeDef::TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Tx data register , Address offset:0x08 </p>

</div>
</div>
<a id="gab0292062a80446c97dac24604bd8ed8e" name="gab0292062a80446c97dac24604bd8ed8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0292062a80446c97dac24604bd8ed8e">&#9670;&#160;</a></span>USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::USER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte user options, Address offset: 0x02 </p>

</div>
</div>
<a id="ga88aff7f1de0043ecf1667bd40b8c99d1" name="ga88aff7f1de0043ecf1667bd40b8c99d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88aff7f1de0043ecf1667bd40b8c99d1">&#9670;&#160;</a></span>WINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::WINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Window register, Address offset: 0x10 </p>

</div>
</div>
<a id="gad54765af56784498a3ae08686b79a1ff" name="gad54765af56784498a3ae08686b79a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54765af56784498a3ae08686b79a1ff">&#9670;&#160;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

</div>
</div>
<a id="gacee93898f092604a871e52d64560e7a9" name="gacee93898f092604a871e52d64560e7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee93898f092604a871e52d64560e7a9">&#9670;&#160;</a></span>WRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::WRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 0, Address offset: 0x08 </p>

</div>
</div>
<a id="gad397993d8c149a64e3f2a8bc7ecdf1c5" name="gad397993d8c149a64e3f2a8bc7ecdf1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad397993d8c149a64e3f2a8bc7ecdf1c5">&#9670;&#160;</a></span>WRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::WRP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 1, Address offset: 0x0C </p>

</div>
</div>
<a id="ga475b2347222db8e35d7ade1a881ca31c" name="ga475b2347222db8e35d7ade1a881ca31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga475b2347222db8e35d7ade1a881ca31c">&#9670;&#160;</a></span>WRP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::WRP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 2, Address offset: 0x10 </p>

</div>
</div>
<a id="gab8bdaebc42e051ff9911eb88dad75f92" name="gab8bdaebc42e051ff9911eb88dad75f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8bdaebc42e051ff9911eb88dad75f92">&#9670;&#160;</a></span>WRP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OB_TypeDef::WRP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 3, Address offset: 0x12 </p>

</div>
</div>
<a id="gac1889c0e17d868ab991f267ceb9dbb4b" name="gac1889c0e17d868ab991f267ceb9dbb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1889c0e17d868ab991f267ceb9dbb4b">&#9670;&#160;</a></span>WRPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::WRPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH Write register, Address offset: 0x20 </p>

</div>
</div>
<a id="gad93017bb0a778a2aad9cd71211fc770a" name="gad93017bb0a778a2aad9cd71211fc770a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad93017bb0a778a2aad9cd71211fc770a">&#9670;&#160;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
