#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Sep 21 22:11:39 2020
# Process ID: 30936
# Current directory: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1
# Command line: vivado -log system_msdft_control_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_msdft_control_0_0.tcl
# Log file: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1/system_msdft_control_0_0.vds
# Journal file: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_msdft_control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/vivado/models/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/rp_vv'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/seba/Workspace/projects/rp_vv' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_intf:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_intf' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_intf
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_reader:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_reader' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_reader
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:logic_extended:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/project/project.srcs/sources_1/bd/mref/logic_extended' will take precedence over the same IP in location /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/logic_extended
Command: synth_design -top system_msdft_control_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30966 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.992 ; gain = 152.715 ; free physical = 133 ; free virtual = 3480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_msdft_control_0_0' [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_msdft_control_0_0/synth/system_msdft_control_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'msdft_control_v1_0' [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'msdft_control_v1_0_S00_AXI' [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:375]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:229]
INFO: [Synth 8-6155] done synthesizing module 'msdft_control_v1_0_S00_AXI' (1#1) [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'msdft_control_v1_0' (2#1) [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ipshared/2b66/hdl/msdft_control_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_msdft_control_0_0' (3#1) [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_msdft_control_0_0/synth/system_msdft_control_0_0.v:56]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design msdft_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1835.711 ; gain = 211.434 ; free physical = 339 ; free virtual = 3540
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.648 ; gain = 217.371 ; free physical = 320 ; free virtual = 3521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.648 ; gain = 217.371 ; free physical = 320 ; free virtual = 3521
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.398 ; gain = 0.000 ; free physical = 166 ; free virtual = 3367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2000.398 ; gain = 0.000 ; free physical = 167 ; free virtual = 3369
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 289 ; free virtual = 3492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 289 ; free virtual = 3492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 289 ; free virtual = 3491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 272 ; free virtual = 3477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module msdft_control_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module msdft_control_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_msdft_control_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 243 ; free virtual = 3450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 130 ; free virtual = 3185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 125 ; free virtual = 3181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 129 ; free virtual = 3174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 135 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    14|
|5     |LUT5 |    31|
|6     |LUT6 |     5|
|7     |FDRE |   169|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+---------------------------+------+
|      |Instance                   |Module                     |Cells |
+------+---------------------------+---------------------------+------+
|1     |top                        |                           |   223|
|2     |  inst                     |msdft_control_v1_0         |   223|
|3     |    myip_v1_0_S00_AXI_inst |msdft_control_v1_0_S00_AXI |   159|
+------+---------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 136 ; free virtual = 3136
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2000.398 ; gain = 217.371 ; free physical = 193 ; free virtual = 3193
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2000.398 ; gain = 376.121 ; free physical = 193 ; free virtual = 3193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.367 ; gain = 0.000 ; free physical = 162 ; free virtual = 3162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2003.367 ; gain = 581.398 ; free physical = 257 ; free virtual = 3258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.367 ; gain = 0.000 ; free physical = 257 ; free virtual = 3258
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1/system_msdft_control_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_msdft_control_0_0, cache-ID = 8f7926b8cd5adaa6
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.379 ; gain = 0.000 ; free physical = 315 ; free virtual = 3326
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/system_msdft_control_0_0_synth_1/system_msdft_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_msdft_control_0_0_utilization_synth.rpt -pb system_msdft_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 22:12:25 2020...
