[{"DBLP title": "Automata Learning for Symbolic Execution.", "DBLP authors": ["Bernhard K. Aichernig", "Roderick Bloem", "Masoud Ebrahimi", "Martin Tappler", "Johannes Winter"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602991", "OA papers": [{"PaperId": "https://openalex.org/W2909231584", "PaperTitle": "Automata Learning for Symbolic Execution", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Graz University of Technology": 5.0}, "Authors": ["Bernhard K. Aichernig", "Roderick Bloem", "Masoud Ebrahimi", "Martin Tappler", "Johannes Winter"]}]}, {"DBLP title": "Complete and Efficient DRAT Proof Checking.", "DBLP authors": ["Adrian Rebola-Pardo", "Lu\u00eds Cruz-Filipe"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602993", "OA papers": [{"PaperId": "https://openalex.org/W2908642255", "PaperTitle": "Complete and Efficient DRAT Proof Checking", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 1.0, "University of Southern Denmark": 1.0}, "Authors": ["Adri\u00e1n Rebola-Pardo", "Lu\u00eds Cruz-Filipe"]}]}, {"DBLP title": "Semantic-based Automated Reasoning for AWS Access Policies using SMT.", "DBLP authors": ["John Backes", "Pauline Bolignano", "Byron Cook", "Catherine Dodge", "Andrew Gacek", "Kasper S\u00f8e Luckow", "Neha Rungta", "Oksana Tkachuk", "Carsten Varming"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602994", "OA papers": [{"PaperId": "https://openalex.org/W2908957302", "PaperTitle": "Semantic-based Automated Reasoning for AWS Access Policies using SMT", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Amazon (United States)": 9.0}, "Authors": ["John Backes", "Pauline Bolignano", "Byron Cook", "Catherine Dodge", "Andrew Gacek", "Kasper S\u00f8e Luckow", "Neha Rungta", "Oksana Tkachuk", "Carsten Varming"]}]}, {"DBLP title": "Trau: SMT solver for string constraints.", "DBLP authors": ["Parosh Aziz Abdulla", "Mohamed Faouzi Atig", "Yu-Fang Chen", "Bui Phi Diep", "Luk\u00e1s Hol\u00edk", "Ahmed Rezine", "Philipp R\u00fcmmer"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602997", "OA papers": [{"PaperId": "https://openalex.org/W2910081537", "PaperTitle": "Trau: SMT solver for string constraints", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Uppsala University": 4.0, "Academia Sinica": 1.0, "Brno University of Technology": 1.0, "Link\u00f6ping University": 1.0}, "Authors": ["Parosh Aziz Abdulla", "Mohamed Faouzi Atig", "Yu-Fang Chen", "Bui Phi Diep", "Luk\u00e1\u0161 Hol\u00edk", "Ahmed Rezine", "Philipp R\u00fcmmer"]}]}, {"DBLP title": "k-FAIR = k-LIVENESS + FAIR Revisiting SAT-based Liveness Algorithms.", "DBLP authors": ["Alexander Ivrii", "Ziv Nevo", "Jason Baumgartner"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602998", "OA papers": [{"PaperId": "https://openalex.org/W2908847763", "PaperTitle": "k-FAIR = k-LIVENESS + FAIR Revisiting SAT-based Liveness Algorithms", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 3.0}, "Authors": ["Alexander Ivrii", "Ziv Nevo", "Jason R. Baumgartner"]}]}, {"DBLP title": "Automatic Synchronization for GPU Kernels.", "DBLP authors": ["Sourav Anand", "Nadia Polikarpova"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8602999", "OA papers": [{"PaperId": "https://openalex.org/W2910706664", "PaperTitle": "Automatic Synchronization for GPU Kernels", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Sourav Anand", "Nadia Polikarpova"]}]}, {"DBLP title": "Functional Synthesis via Input-Output Separation.", "DBLP authors": ["Supratik Chakraborty", "Dror Fried", "Lucas M. Tabajara", "Moshe Y. Vardi"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603000", "OA papers": [{"PaperId": "https://openalex.org/W2888156580", "PaperTitle": "Functional Synthesis via Input-Output Separation", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Technology Bombay": 1.0, "Rice University": 3.0}, "Authors": ["Supratik Chakraborty", "Dror Fried", "Lucas M. Tabajara", "Moshe Y. Vardi"]}]}, {"DBLP title": "Analyzing the Fundamental Liveness Property of the Chord Protocol.", "DBLP authors": ["Julien Brunel", "David Chemouil", "Jeanne Tawa"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603001", "OA papers": [{"PaperId": "https://openalex.org/W2909761666", "PaperTitle": "Analyzing the Fundamental Liveness Property of the Chord Protocol", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ONERA DTIS & Univ. Toulouse, Toulouse, F-31055, France": 3.0}, "Authors": ["Julien Brunel", "David Chemouil", "Jeanne Tawa"]}]}, {"DBLP title": "Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation.", "DBLP authors": ["Bj\u00f8rnar Luteberget", "Koen Claessen", "Christian Johansen"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603003", "OA papers": [{"PaperId": "https://openalex.org/W2910299659", "PaperTitle": "Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sandvik (Norway)": 1.0, "Chalmers University of Technology": 1.0, "University of Oslo": 1.0}, "Authors": ["Bj\u00f8rnar Luteberget", "Koen Claessen", "Christian Johansen"]}]}, {"DBLP title": "Expansion-Based QBF Solving Without Recursion.", "DBLP authors": ["Roderick Bloem", "Nicolas Braud-Santoni", "Vedad Hadzic", "Uwe Egly", "Florian Lonsing", "Martina Seidl"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603004", "OA papers": [{"PaperId": "https://openalex.org/W2884846000", "PaperTitle": "Expansion-Based QBF Solving Without Recursion", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Graz University Hospital": 3.0, "TU Wien": 2.0, "JKU Linz": 1.0}, "Authors": ["Roderick Bloem", "Nicolas Braud-Santoni", "Vedad Hadzic", "Uwe Egly", "Florian Lonsing", "Martina Seidl"]}]}, {"DBLP title": "Using Loop Bound Analysis For Invariant Generation.", "DBLP authors": ["Pavel Cadek", "Clemens Danninger", "Moritz Sinn", "Florian Zuleger"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603005", "OA papers": [{"PaperId": "https://openalex.org/W2910234115", "PaperTitle": "Using Loop Bound Analysis For Invariant Generation", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 3.0, "St. P\u00f6lten University of Applied Sciences": 1.0}, "Authors": ["Pavel Cadek", "Claudia Danninger", "Moritz Sinn", "Florian Zuleger"]}]}, {"DBLP title": "Complete Test Sets And Their Approximations.", "DBLP authors": ["Eugene Goldberg"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603006", "OA papers": [{"PaperId": "https://openalex.org/W2963797814", "PaperTitle": "Complete Test Sets And Their Approximations", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 1.0}, "Authors": ["Eugene P. Goldberg"]}]}, {"DBLP title": "Analysis of Relay Interlocking Systems via SMT-based Model Checking of Switched Multi-Domain Kirchhoff Networks.", "DBLP authors": ["Roberto Cavada", "Alessandro Cimatti", "Sergio Mover", "Mirko Sessa", "Giuseppe Cadavero", "Giuseppe Scaglione"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603007", "OA papers": [{"PaperId": "https://openalex.org/W2910587153", "PaperTitle": "Analysis of Relay Interlocking Systems via SMT-based Model Checking of Switched Multi-Domain Kirchhoff Networks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fondazione Bruno Kessler": 3.0, "University of Colorado Boulder": 1.0, "Rete Ferroviaria Italiana, Rome, IT": 2.0}, "Authors": ["Roberto Cavada", "Alessandro Cimatti", "Sergio Mover", "Mirko Sessa", "Giuseppe Cadavero", "Giuseppe Scaglione"]}]}, {"DBLP title": "Temporal Prophecy for Proving Temporal Properties of Infinite-State Systems.", "DBLP authors": ["Oded Padon", "Jochen Hoenicke", "Kenneth L. McMillan", "Andreas Podelski", "Mooly Sagiv", "Sharon Shoham"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603008", "OA papers": [{"PaperId": "https://openalex.org/W2909820718", "PaperTitle": "Temporal Prophecy for Proving Temporal Properties of Infinite-State Systems", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tel Aviv University": 3.0, "University of Freiburg": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Oded Padon", "Jochen Hoenicke", "Kenneth L. McMillan", "Andreas Podelski", "Mooly Sagiv", "Sharon Shoham"]}]}, {"DBLP title": "Template-Based Verification of Heap-Manipulating Programs.", "DBLP authors": ["Viktor Mal\u00edk", "Martin Hruska", "Peter Schrammel", "Tom\u00e1s Vojnar"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603009", "OA papers": [{"PaperId": "https://openalex.org/W2897230829", "PaperTitle": "Template-Based Verification of Heap-Manipulating Programs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"EduInnovation": 3.0, "Diffblue Ltd, Oxford, UK": 1.0}, "Authors": ["Viktor Malik", "Martin Hruska", "Peter Schrammel", "Tom\u00e1\u0161 Vojnar"]}]}, {"DBLP title": "Solving Constrained Horn Clauses Using Syntax and Data.", "DBLP authors": ["Grigory Fedyukovich", "Sumanth Prabhu", "Kumar Madhukar", "Aarti Gupta"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603011", "OA papers": [{"PaperId": "https://openalex.org/W2910565741", "PaperTitle": "Solving Constrained Horn Clauses Using Syntax and Data", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 2.0, "TCS Research, Pune, India": 2.0}, "Authors": ["Grigory Fedyukovich", "Sumanth D. Prabhu", "Kumar Madhukar", "Aarti Gupta"]}]}, {"DBLP title": "The ELDARICA Horn Solver.", "DBLP authors": ["Hossein Hojjat", "Philipp R\u00fcmmer"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603013", "OA papers": [{"PaperId": "https://openalex.org/W2904362559", "PaperTitle": "The ELDARICA Horn Solver", "Year": 2018, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Rochester Institute of Technology": 0.5, "University of Tehran": 0.5, "Uppsala University": 1.0}, "Authors": ["Hossein Hojjat", "Philipp R\u00fcmmer"]}]}, {"DBLP title": "CoSA: Integrated Verification for Agile Hardware Design.", "DBLP authors": ["Cristian Mattarei", "Makai Mann", "Clark W. Barrett", "Ross G. Daly", "Dillon Huff", "Pat Hanrahan"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603014", "OA papers": [{"PaperId": "https://openalex.org/W2909040172", "PaperTitle": "CoSA: Integrated Verification for Agile Hardware Design", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Cristian Mattarei", "Makai Mann", "Clark Barrett", "Ross Daly", "Dillon Huff", "Pat Hanrahan"]}]}, {"DBLP title": "ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification.", "DBLP authors": ["Hongce Zhang", "Caroline Trippel", "Yatin A. Manerkar", "Aarti Gupta", "Margaret Martonosi", "Sharad Malik"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603015", "OA papers": [{"PaperId": "https://openalex.org/W2909507673", "PaperTitle": "ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 6.0}, "Authors": ["Hongce Zhang", "Caroline Trippel", "Yatin A. Manerkar", "Aarti Gupta", "Margaret Martonosi", "Sharad Malik"]}]}, {"DBLP title": "Learning Linear Temporal Properties.", "DBLP authors": ["Daniel Neider", "Ivan Gavran"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603016", "OA papers": [{"PaperId": "https://openalex.org/W2807161818", "PaperTitle": "Learning Linear Temporal Properties", "Year": 2018, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Max Planck Institute for Software Systems": 2.0}, "Authors": ["Daniel Neider", "Ivan Gavran"]}]}, {"DBLP title": "Post-Verification Debugging and Rectification of Finite Field Arithmetic Circuits using Computer Algebra Techniques.", "DBLP authors": ["Vikas Rao", "Utkarsh Gupta", "Irina Ilioaea", "Arpitha Srinath", "Priyank Kalla", "Florian Enescu"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603018", "OA papers": [{"PaperId": "https://openalex.org/W2909979496", "PaperTitle": "Post-Verification Debugging and Rectification of Finite Field Arithmetic Circuits using Computer Algebra Techniques", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Utah": 4.0, "Georgia State University": 2.0}, "Authors": ["V. G. Rao", "Utkarsh Gupta", "Irina Ilioaea", "Arpitha Srinath", "Priyank Kalla", "Florian Enescu"]}]}, {"DBLP title": "A Verified Certificate Checker for Finite-Precision Error Bounds in Coq and HOL4.", "DBLP authors": ["Heiko Becker", "Nikita Zyuzin", "Rapha\u00ebl Monat", "Eva Darulova", "Magnus O. Myreen", "Anthony C. J. Fox"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603019", "OA papers": [{"PaperId": "https://openalex.org/W2888468607", "PaperTitle": "A Verified Certificate Checker for Finite-Precision Error Bounds in Coq and HOL4", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"MPI-SWS": 3.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0, "Chalmers University of Technology": 1.0, "University of Cambridge": 1.0}, "Authors": ["Heiko Becker", "Nikita Zyuzin", "Rapha\u00ebl Monat", "Eva Darulova", "Magnus O. Myreen", "Anthony D. Fox"]}]}, {"DBLP title": "Rely-Guarantee Reasoning for Automated Bound Analysis of Lock-Free Algorithms.", "DBLP authors": ["Thomas Pani", "Georg Weissenbacher", "Florian Zuleger"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603020", "OA papers": [{"PaperId": "https://openalex.org/W2909341085", "PaperTitle": "Rely-Guarantee Reasoning for Automated Bound Analysis of Lock-Free Algorithms", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Thomas Pani", "Georg Weissenbacher", "Florian Zuleger"]}]}, {"DBLP title": "BMC with Memory Models as Modules.", "DBLP authors": ["Hern\u00e1n Ponce de Le\u00f3n", "Florian Furbach", "Keijo Heljanko", "Roland Meyer"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603021", "OA papers": [{"PaperId": "https://openalex.org/W2910332906", "PaperTitle": "BMC with Memory Models as Modules", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Fortiss": 1.0, "Technische Universit\u00e4t Braunschweig": 2.0, "University of Helsinki, Aalto University, and HIIT, Finland": 1.0}, "Authors": ["Hern\u00e1n Ponce-de-Le\u00f3n", "Florian Furbach", "Keijo Heljanko", "Roland K. Meyer"]}]}, {"DBLP title": "Certifying Proofs for LTL Model Checking.", "DBLP authors": ["Alberto Griggio", "Marco Roveri", "Stefano Tonetta"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603022", "OA papers": [{"PaperId": "https://openalex.org/W2909396580", "PaperTitle": "Certifying Proofs for LTL Model Checking", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"FBK-irst, Trento, Italy": 3.0}, "Authors": ["Alberto Griggio", "Marco Roveri", "Stefano Tonetta"]}]}, {"DBLP title": "Bit-Vector Interpolation and Quantifier Elimination by Lazy Reduction.", "DBLP authors": ["Peter Backeman", "Philipp R\u00fcmmer", "Aleksandar Zeljic"], "year": 2018, "doi": "https://doi.org/10.23919/FMCAD.2018.8603023", "OA papers": [{"PaperId": "https://openalex.org/W2910918011", "PaperTitle": "Bit-Vector Interpolation and Quantifier Elimination by Lazy Reduction", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Uppsala University": 1.5, "Informa (Sweden)": 1.5}, "Authors": ["Peter Backeman", "Philipp R\u00fcmmer", "Aleksandar Zelji\u0107"]}]}]