{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725358662935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725358662936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 13:17:42 2024 " "Processing started: Tue Sep  3 13:17:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725358662936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358662936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358662936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725358663562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725358663562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/prio_encoder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/prio_encoder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priotity_encoder-structure " "Found design unit 1: priotity_encoder-structure" {  } { { "../../ModelSim/DUT/prio_encoder_6.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/prio_encoder_6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675343 ""} { "Info" "ISGN_ENTITY_NAME" "1 priotity_encoder " "Found entity 1: priotity_encoder" {  } { { "../../ModelSim/DUT/prio_encoder_6.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/prio_encoder_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interupt_handler-dfl " "Found design unit 1: interupt_handler-dfl" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675346 ""} { "Info" "ISGN_ENTITY_NAME" "1 interupt_handler " "Found entity 1: interupt_handler" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interupt_FSM-structure " "Found design unit 1: interupt_FSM-structure" {  } { { "../../ModelSim/DUT/interupt_FSM.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675348 ""} { "Info" "ISGN_ENTITY_NAME" "1 interupt_FSM " "Found entity 1: interupt_FSM" {  } { { "../../ModelSim/DUT/interupt_FSM.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segDecoder-dfl " "Found design unit 1: segDecoder-dfl" {  } { { "../../ModelSim/DUT/segDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675350 ""} { "Info" "ISGN_ENTITY_NAME" "1 segDecoder " "Found entity 1: segDecoder" {  } { { "../../ModelSim/DUT/segDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPI-structure " "Found design unit 1: GPI-structure" {  } { { "../../ModelSim/DUT/GPI.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675352 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPI " "Found entity 1: GPI" {  } { { "../../ModelSim/DUT/GPI.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OptAddrDecoder-structure " "Found design unit 1: OptAddrDecoder-structure" {  } { { "../../ModelSim/DUT/OptAddressDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675355 ""} { "Info" "ISGN_ENTITY_NAME" "1 OptAddrDecoder " "Found entity 1: OptAddrDecoder" {  } { { "../../ModelSim/DUT/OptAddressDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPO-structure " "Found design unit 1: GPO-structure" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675357 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPO " "Found entity 1: GPO" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO_handler-dfl " "Found design unit 1: GPIO_handler-dfl" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675359 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO_handler " "Found entity 1: GPIO_handler" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU-arch " "Found design unit 1: MCU-arch" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675361 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../../ModelSim/DUT/aux_package.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Behavioral " "Found design unit 1: Divider-Behavioral" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675367 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../../ModelSim/DUT/IDECODE.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../../ModelSim/DUT/IDECODE.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../../ModelSim/DUT/EXECUTE.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../../ModelSim/DUT/EXECUTE.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675376 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "../../ModelSim/DUT/CONTROL.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675378 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../ModelSim/DUT/CONTROL.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675380 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU " "Elaborating entity \"MCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725358675475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRQ_OUT MCU.vhd(47) " "Verilog HDL or VHDL warning at MCU.vhd(47): object \"IRQ_OUT\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725358675477 "|MCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:pll0 " "Elaborating entity \"pll2\" for hierarchy \"pll2:pll0\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "pll0" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:pll0\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:pll0\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675545 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725358675558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675568 ""}  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725358675568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:cpu " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:cpu\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "cpu" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675571 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data_MEM MIPS.vhd(65) " "VHDL Signal Declaration warning at MIPS.vhd(65): used implicit default value for signal \"read_data_MEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725358675573 "|MCU|MIPS:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIV_en MIPS.vhd(70) " "Verilog HDL or VHDL warning at MIPS.vhd(70): object \"DIV_en\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725358675573 "|MCU|MIPS:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch MIPS:cpu\|Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "IFE" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_if IFETCH.VHD(43) " "Verilog HDL or VHDL warning at IFETCH.VHD(43): object \"clock_if\" assigned a value but never read" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725358675596 "|MCU|MIPS:cpu|Ifetch:IFE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "inst_memory" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\ITCM.hex " "Parameter \"init_file\" = \"C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\ITCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675662 ""}  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725358675662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gde4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gde4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gde4 " "Found entity 1: altsyncram_gde4" {  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gde4 MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated " "Elaborating entity \"altsyncram_gde4\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnc3 " "Found entity 1: altsyncram_cnc3" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358675771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358675771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnc3 MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1 " "Elaborating entity \"altsyncram_cnc3\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\"" {  } { { "db/altsyncram_gde4.tdf" "altsyncram1" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675771 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex -- setting all initial values to 0" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 65 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1725358675775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gde4.tdf" "mgl_prim2" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358675979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230259021 " "Parameter \"NODE_NAME\" = \"1230259021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358675979 ""}  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725358675979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode MIPS:cpu\|Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"MIPS:cpu\|Idecode:ID\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "ID" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MIPS:cpu\|control:CTL " "Elaborating entity \"control\" for hierarchy \"MIPS:cpu\|control:CTL\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "CTL" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interupt_FSM MIPS:cpu\|control:CTL\|interupt_FSM:INT_FSM_proc " "Elaborating entity \"interupt_FSM\" for hierarchy \"MIPS:cpu\|control:CTL\|interupt_FSM:INT_FSM_proc\"" {  } { { "../../ModelSim/DUT/CONTROL.VHD" "INT_FSM_proc" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676678 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_FSM interupt_FSM.vhd(9) " "VHDL Signal Declaration warning at interupt_FSM.vhd(9): used implicit default value for signal \"INT_FSM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ModelSim/DUT/interupt_FSM.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725358676678 "|MCU|MIPS:cpu|control:CTL|interupt_FSM:INT_FSM_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute MIPS:cpu\|Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"MIPS:cpu\|Execute:EXE\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "EXE" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory MIPS:cpu\|dmemory:MEM " "Elaborating entity \"dmemory\" for hierarchy \"MIPS:cpu\|dmemory:MEM\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "MEM" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "data_memory" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Elaborated megafunction instantiation \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Instantiated megafunction \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\dmemory.hex " "Parameter \"init_file\" = \"C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\dmemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676740 ""}  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725358676740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rg4 " "Found entity 1: altsyncram_9rg4" {  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358676787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rg4 MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated " "Elaborating entity \"altsyncram_9rg4\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iae3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iae3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iae3 " "Found entity 1: altsyncram_iae3" {  } { { "db/altsyncram_iae3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_iae3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358676845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iae3 MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|altsyncram_iae3:altsyncram1 " "Elaborating entity \"altsyncram_iae3\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|altsyncram_iae3:altsyncram1\"" {  } { { "db/altsyncram_9rg4.tdf" "altsyncram1" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676846 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex -- setting all initial values to 0" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 40 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1725358676852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rg4.tdf" "mgl_prim2" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146372941 " "Parameter \"NODE_NAME\" = \"1146372941\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725358676896 ""}  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725358676896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_handler GPIO_handler:GPIO " "Elaborating entity \"GPIO_handler\" for hierarchy \"GPIO_handler:GPIO\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "GPIO" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CS_KEY GPIO_handler.vhd(37) " "Verilog HDL or VHDL warning at GPIO_handler.vhd(37): object \"CS_KEY\" assigned a value but never read" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725358676904 "|MCU|GPIO_handler:GPIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OptAddrDecoder GPIO_handler:GPIO\|OptAddrDecoder:ADecoder " "Elaborating entity \"OptAddrDecoder\" for hierarchy \"GPIO_handler:GPIO\|OptAddrDecoder:ADecoder\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "ADecoder" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPO GPIO_handler:GPIO\|GPO:HEX0_inst " "Elaborating entity \"GPO\" for hierarchy \"GPIO_handler:GPIO\|GPO:HEX0_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "HEX0_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Latch_en GPO.vhd(33) " "VHDL Process Statement warning at GPO.vhd(33): signal \"Latch_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725358676926 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data GPO.vhd(34) " "VHDL Process Statement warning at GPO.vhd(34): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725358676926 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Latch_IO GPO.vhd(28) " "VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable \"Latch_IO\", which holds its previous value in one or more paths through the process" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725358676926 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[0\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[0\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[1\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[1\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[2\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[2\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[3\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[3\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[4\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[4\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[5\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[5\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[6\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[6\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[7\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[7\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676927 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segDecoder GPIO_handler:GPIO\|GPO:HEX0_inst\|segDecoder:\\SEG:segDec " "Elaborating entity \"segDecoder\" for hierarchy \"GPIO_handler:GPIO\|GPO:HEX0_inst\|segDecoder:\\SEG:segDec\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "\\SEG:segDec" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPO GPIO_handler:GPIO\|GPO:LEDR_inst " "Elaborating entity \"GPO\" for hierarchy \"GPIO_handler:GPIO\|GPO:LEDR_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "LEDR_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676955 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Latch_en GPO.vhd(33) " "VHDL Process Statement warning at GPO.vhd(33): signal \"Latch_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725358676955 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data GPO.vhd(34) " "VHDL Process Statement warning at GPO.vhd(34): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725358676955 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Latch_IO GPO.vhd(28) " "VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable \"Latch_IO\", which holds its previous value in one or more paths through the process" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725358676955 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[0\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[0\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[1\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[1\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[2\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[2\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[3\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[3\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[4\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[4\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[5\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[5\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[6\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[6\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[7\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[7\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676956 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPI GPIO_handler:GPIO\|GPI:SW_inst " "Elaborating entity \"GPI\" for hierarchy \"GPIO_handler:GPIO\|GPI:SW_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "SW_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interupt_handler interupt_handler:INT_handler " "Elaborating entity \"interupt_handler\" for hierarchy \"interupt_handler:INT_handler\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "INT_handler" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358676977 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst interupt_handler.vhd(115) " "VHDL Process Statement warning at interupt_handler.vhd(115): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725358676979 "|MCU|interupt_handler:INT_handler"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IRQ\[6\] interupt_handler.vhd(28) " "Using initial value X (don't care) for net \"IRQ\[6\]\" at interupt_handler.vhd(28)" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676980 "|MCU|interupt_handler:INT_handler"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IRQ\[2..0\] interupt_handler.vhd(28) " "Using initial value X (don't care) for net \"IRQ\[2..0\]\" at interupt_handler.vhd(28)" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358676980 "|MCU|interupt_handler:INT_handler"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_fop.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fop.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_fop " "Found entity 1: sld_ela_trigger_fop" {  } { { "db/sld_ela_trigger_fop.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_ela_trigger_fop.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358678319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358678319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd " "Found entity 1: sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd" {  } { { "db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358679242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358679242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk84 " "Found entity 1: altsyncram_vk84" {  } { { "db/altsyncram_vk84.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_vk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358683769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358683769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nai " "Found entity 1: cntr_nai" {  } { { "db/cntr_nai.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_nai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358684662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358684662 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358685082 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725358685356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.03.13:18:10 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl " "2024.09.03.13:18:10 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358690172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358694517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358694674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358700587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358700743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358700893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358701071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358701076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358701077 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725358701774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld42afd3ef/alt_sld_fab.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702412 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725358702509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358702509 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[0\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[0\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[0\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[0\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[1\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[1\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[1\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[1\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[2\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[2\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[2\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[2\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[3\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[3\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[3\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[3\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[4\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[4\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[4\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[4\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[5\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[5\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[5\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[5\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS:cpu\|DataBus\[6\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[6\] " "Converted the fan-out from the tri-state buffer \"MIPS:cpu\|DataBus\[6\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[6\]\" into an OR gate" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[7\] GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[7\]\" to the node \"GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[8\] MIPS:cpu\|Idecode:ID\|write_data_out\[8\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[8\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[8\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[9\] MIPS:cpu\|Idecode:ID\|write_data_out\[9\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[9\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[9\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[10\] MIPS:cpu\|Idecode:ID\|write_data_out\[10\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[10\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[10\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[11\] MIPS:cpu\|Idecode:ID\|write_data_out\[11\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[11\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[11\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[12\] MIPS:cpu\|Idecode:ID\|write_data_out\[12\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[12\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[12\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[13\] MIPS:cpu\|Idecode:ID\|write_data_out\[13\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[13\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[13\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[14\] MIPS:cpu\|Idecode:ID\|write_data_out\[14\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[14\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[14\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[15\] MIPS:cpu\|Idecode:ID\|write_data_out\[15\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[15\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[15\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[16\] MIPS:cpu\|Idecode:ID\|write_data_out\[16\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[16\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[16\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[17\] MIPS:cpu\|Idecode:ID\|write_data_out\[17\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[17\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[17\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[18\] MIPS:cpu\|Idecode:ID\|write_data_out\[18\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[18\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[18\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[19\] MIPS:cpu\|Idecode:ID\|write_data_out\[19\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[19\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[19\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[20\] MIPS:cpu\|Idecode:ID\|write_data_out\[20\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[20\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[20\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[21\] MIPS:cpu\|Idecode:ID\|write_data_out\[21\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[21\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[21\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[22\] MIPS:cpu\|Idecode:ID\|write_data_out\[22\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[22\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[22\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[23\] MIPS:cpu\|Idecode:ID\|write_data_out\[23\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[23\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[23\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[24\] MIPS:cpu\|Idecode:ID\|write_data_out\[24\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[24\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[24\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[25\] MIPS:cpu\|Idecode:ID\|write_data_out\[25\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[25\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[25\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[26\] MIPS:cpu\|Idecode:ID\|write_data_out\[26\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[26\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[26\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[27\] MIPS:cpu\|Idecode:ID\|write_data_out\[27\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[27\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[27\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[28\] MIPS:cpu\|Idecode:ID\|write_data_out\[28\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[28\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[28\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[29\] MIPS:cpu\|Idecode:ID\|write_data_out\[29\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[29\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[29\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[30\] MIPS:cpu\|Idecode:ID\|write_data_out\[30\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[30\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[30\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interupt_handler:INT_handler\|DataBus\[31\] MIPS:cpu\|Idecode:ID\|write_data_out\[31\] " "Converted the fan-out from the tri-state buffer \"interupt_handler:INT_handler\|DataBus\[31\]\" to the node \"MIPS:cpu\|Idecode:ID\|write_data_out\[31\]\" into an OR gate" {  } { { "../../ModelSim/DUT/interupt_handler.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725358707170 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725358707170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707178 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707178 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707178 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707179 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707179 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707179 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725358707179 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725358707179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[12\] GND " "Pin \"AddressBus_our\[12\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[13\] GND " "Pin \"AddressBus_our\[13\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[14\] GND " "Pin \"AddressBus_our\[14\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[15\] GND " "Pin \"AddressBus_our\[15\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[16\] GND " "Pin \"AddressBus_our\[16\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[17\] GND " "Pin \"AddressBus_our\[17\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[18\] GND " "Pin \"AddressBus_our\[18\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[19\] GND " "Pin \"AddressBus_our\[19\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[20\] GND " "Pin \"AddressBus_our\[20\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[21\] GND " "Pin \"AddressBus_our\[21\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[22\] GND " "Pin \"AddressBus_our\[22\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[23\] GND " "Pin \"AddressBus_our\[23\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[24\] GND " "Pin \"AddressBus_our\[24\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[25\] GND " "Pin \"AddressBus_our\[25\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[26\] GND " "Pin \"AddressBus_our\[26\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[27\] GND " "Pin \"AddressBus_our\[27\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[28\] GND " "Pin \"AddressBus_our\[28\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[29\] GND " "Pin \"AddressBus_our\[29\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[30\] GND " "Pin \"AddressBus_our\[30\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddressBus_our\[31\] GND " "Pin \"AddressBus_our\[31\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725358708125 "|MCU|AddressBus_our[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725358708125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358708304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "831 " "831 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725358711577 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 539 859 0 0 320 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 539 of its 859 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 320 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1725358714779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725358715015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725358715015 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725358715557 ""}  } { { "altera_pll.v" "" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1725358715557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8477 " "Implemented 8477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725358716020 ""} { "Info" "ICUT_CUT_TM_OPINS" "268 " "Implemented 268 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725358716020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7712 " "Implemented 7712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725358716020 ""} { "Info" "ICUT_CUT_TM_RAMS" "477 " "Implemented 477 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725358716020 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725358716020 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725358716020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725358716020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725358716127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 13:18:36 2024 " "Processing ended: Tue Sep  3 13:18:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725358716127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725358716127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725358716127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725358716127 ""}
