
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 11.24

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.38 source latency cpu_inst.C$_DFFE_PN0P_/CLK ^
  -0.37 target latency cpu_inst.data_out[0]$_DFFE_PN0P_/CLK ^
   0.15 clock uncertainty
   0.00 CRPR
--------------
   0.16 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.addr[8]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.20    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout860/A (sg13g2_buf_1)
     4    0.02    0.09    0.11    2.19 ^ fanout860/X (sg13g2_buf_1)
                                         net860 (net)
                  0.09    0.00    2.19 ^ cpu_inst.addr[8]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.05    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00    0.00 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00    0.16 ^ clkbuf_2_3_0_clk_phy/A (sg13g2_buf_8)
     4    0.05    0.04    0.12    0.28 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_3_0_clk_phy (net)
                  0.04    0.00    0.28 ^ clkbuf_4_13__f_clk_phy/A (sg13g2_buf_4)
     7    0.02    0.04    0.10    0.38 ^ clkbuf_4_13__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_13__leaf_clk_phy (net)
                  0.04    0.00    0.38 ^ cpu_inst.addr[8]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                          0.15    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.12    0.42   library removal time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: cpu_inst.SP[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.SP[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.05    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00    0.00 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00    0.16 ^ clkbuf_2_3_0_clk_phy/A (sg13g2_buf_8)
     4    0.05    0.04    0.12    0.28 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_3_0_clk_phy (net)
                  0.04    0.00    0.28 ^ clkbuf_4_12__f_clk_phy/A (sg13g2_buf_4)
     7    0.02    0.04    0.10    0.38 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_12__leaf_clk_phy (net)
                  0.04    0.00    0.38 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.20    0.58 v cpu_inst.SP[1]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
                                         _0059_ (net)
                  0.02    0.00    0.58 v _5706_/A (sg13g2_nand2_1)
     1    0.00    0.02    0.03    0.61 ^ _5706_/Y (sg13g2_nand2_1)
                                         _1553_ (net)
                  0.02    0.00    0.61 ^ _5707_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.65 v _5707_/Y (sg13g2_o21ai_1)
                                         _0104_ (net)
                  0.03    0.00    0.65 v cpu_inst.SP[1]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
                                  0.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.05    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00    0.00 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00    0.16 ^ clkbuf_2_3_0_clk_phy/A (sg13g2_buf_8)
     4    0.05    0.04    0.12    0.28 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_3_0_clk_phy (net)
                  0.04    0.00    0.28 ^ clkbuf_4_12__f_clk_phy/A (sg13g2_buf_4)
     7    0.02    0.04    0.10    0.38 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_12__leaf_clk_phy (net)
                  0.04    0.00    0.38 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                          0.15    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.03    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout853/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    2.17 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.06    0.00    2.17 ^ fanout848/A (sg13g2_buf_1)
     7    0.05    0.20    0.20    2.37 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.20    0.00    2.37 ^ fanout847/A (sg13g2_buf_1)
     8    0.05    0.21    0.25    2.62 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.21    0.00    2.62 ^ fanout846/A (sg13g2_buf_1)
     8    0.05    0.23    0.27    2.89 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.23    0.00    2.89 ^ cpu_inst.IR[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.89   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.01    0.05    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00   20.83 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16   20.99 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00   20.99 ^ clkbuf_2_0_0_clk_phy/A (sg13g2_buf_8)
     4    0.04    0.04    0.12   21.11 ^ clkbuf_2_0_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_0_0_clk_phy (net)
                  0.04    0.00   21.11 ^ clkbuf_4_1__f_clk_phy/A (sg13g2_buf_4)
     7    0.03    0.04    0.10   21.21 ^ clkbuf_4_1__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_1__leaf_clk_phy (net)
                  0.04    0.00   21.21 ^ cpu_inst.IR[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.06   clock uncertainty
                          0.00   21.06   clock reconvergence pessimism
                         -0.18   20.88   library recovery time
                                 20.88   data required time
-----------------------------------------------------------------------------
                                 20.88   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                 17.99   slack (MET)


Startpoint: data_1 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_1 (inout)
                                         data_1 (net)
                  4.53    0.00    4.23 v u_pad_data_1/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77    7.01 v u_pad_data_1/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_1 (net)
                  0.10    0.00    7.01 v _3624_/A (sg13g2_buf_1)
     3    0.01    0.04    0.11    7.11 v _3624_/X (sg13g2_buf_1)
                                         _2432_ (net)
                  0.04    0.00    7.11 v _3625_/A (sg13g2_buf_1)
     3    0.01    0.03    0.08    7.19 v _3625_/X (sg13g2_buf_1)
                                         _2443_ (net)
                  0.03    0.00    7.19 v fanout838/A (sg13g2_buf_1)
     8    0.04    0.13    0.16    7.35 v fanout838/X (sg13g2_buf_1)
                                         net838 (net)
                  0.13    0.00    7.35 v _3635_/B (sg13g2_nor2_1)
     7    0.03    0.27    0.27    7.61 ^ _3635_/Y (sg13g2_nor2_1)
                                         _2551_ (net)
                  0.27    0.00    7.61 ^ _3762_/A2 (sg13g2_a22oi_1)
     1    0.00    0.08    0.14    7.75 v _3762_/Y (sg13g2_a22oi_1)
                                         _3015_ (net)
                  0.08    0.00    7.75 v _3763_/A (sg13g2_buf_1)
     4    0.01    0.05    0.11    7.85 v _3763_/X (sg13g2_buf_1)
                                         _3016_ (net)
                  0.05    0.00    7.85 v _3791_/A (sg13g2_nor4_1)
     4    0.01    0.27    0.26    8.11 ^ _3791_/Y (sg13g2_nor4_1)
                                         _3044_ (net)
                  0.27    0.00    8.11 ^ _3806_/A (sg13g2_nor2_1)
     2    0.01    0.07    0.11    8.22 v _3806_/Y (sg13g2_nor2_1)
                                         _3059_ (net)
                  0.07    0.00    8.22 v _3865_/A1 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    8.36 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.10    0.00    8.36 ^ _3866_/A (sg13g2_buf_1)
     3    0.01    0.05    0.11    8.47 ^ _3866_/X (sg13g2_buf_1)
                                         _3119_ (net)
                  0.05    0.00    8.47 ^ fanout598/A (sg13g2_buf_1)
     8    0.03    0.12    0.14    8.61 ^ fanout598/X (sg13g2_buf_1)
                                         net598 (net)
                  0.12    0.00    8.61 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.06    0.11    8.72 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.06    0.00    8.72 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.87 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.87 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.99 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.99 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    9.14 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    9.14 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.03    0.14    9.28 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.03    0.00    9.28 ^ _4174_/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    9.38 ^ _4174_/X (sg13g2_buf_1)
                                         _3423_ (net)
                  0.08    0.00    9.38 ^ _6103_/S (sg13g2_mux2_1)
     1    0.01    0.04    0.18    9.56 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.56 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    9.70 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.10    0.00    9.70 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.70   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.01    0.05    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00   20.83 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16   20.99 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00   20.99 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.05    0.04    0.12   21.11 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.04    0.00   21.11 ^ clkbuf_4_4__f_clk_phy/A (sg13g2_buf_4)
     7    0.03    0.04    0.10   21.22 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_4__leaf_clk_phy (net)
                  0.04    0.00   21.22 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.07   clock uncertainty
                          0.00   21.07   clock reconvergence pessimism
                         -0.13   20.94   library setup time
                                 20.94   data required time
-----------------------------------------------------------------------------
                                 20.94   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout853/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    2.17 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.06    0.00    2.17 ^ fanout848/A (sg13g2_buf_1)
     7    0.05    0.20    0.20    2.37 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.20    0.00    2.37 ^ fanout847/A (sg13g2_buf_1)
     8    0.05    0.21    0.25    2.62 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.21    0.00    2.62 ^ fanout846/A (sg13g2_buf_1)
     8    0.05    0.23    0.27    2.89 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.23    0.00    2.89 ^ cpu_inst.IR[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.89   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.01    0.05    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00   20.83 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16   20.99 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00   20.99 ^ clkbuf_2_0_0_clk_phy/A (sg13g2_buf_8)
     4    0.04    0.04    0.12   21.11 ^ clkbuf_2_0_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_0_0_clk_phy (net)
                  0.04    0.00   21.11 ^ clkbuf_4_1__f_clk_phy/A (sg13g2_buf_4)
     7    0.03    0.04    0.10   21.21 ^ clkbuf_4_1__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_1__leaf_clk_phy (net)
                  0.04    0.00   21.21 ^ cpu_inst.IR[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.06   clock uncertainty
                          0.00   21.06   clock reconvergence pessimism
                         -0.18   20.88   library recovery time
                                 20.88   data required time
-----------------------------------------------------------------------------
                                 20.88   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                 17.99   slack (MET)


Startpoint: data_1 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_1 (inout)
                                         data_1 (net)
                  4.53    0.00    4.23 v u_pad_data_1/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77    7.01 v u_pad_data_1/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_1 (net)
                  0.10    0.00    7.01 v _3624_/A (sg13g2_buf_1)
     3    0.01    0.04    0.11    7.11 v _3624_/X (sg13g2_buf_1)
                                         _2432_ (net)
                  0.04    0.00    7.11 v _3625_/A (sg13g2_buf_1)
     3    0.01    0.03    0.08    7.19 v _3625_/X (sg13g2_buf_1)
                                         _2443_ (net)
                  0.03    0.00    7.19 v fanout838/A (sg13g2_buf_1)
     8    0.04    0.13    0.16    7.35 v fanout838/X (sg13g2_buf_1)
                                         net838 (net)
                  0.13    0.00    7.35 v _3635_/B (sg13g2_nor2_1)
     7    0.03    0.27    0.27    7.61 ^ _3635_/Y (sg13g2_nor2_1)
                                         _2551_ (net)
                  0.27    0.00    7.61 ^ _3762_/A2 (sg13g2_a22oi_1)
     1    0.00    0.08    0.14    7.75 v _3762_/Y (sg13g2_a22oi_1)
                                         _3015_ (net)
                  0.08    0.00    7.75 v _3763_/A (sg13g2_buf_1)
     4    0.01    0.05    0.11    7.85 v _3763_/X (sg13g2_buf_1)
                                         _3016_ (net)
                  0.05    0.00    7.85 v _3791_/A (sg13g2_nor4_1)
     4    0.01    0.27    0.26    8.11 ^ _3791_/Y (sg13g2_nor4_1)
                                         _3044_ (net)
                  0.27    0.00    8.11 ^ _3806_/A (sg13g2_nor2_1)
     2    0.01    0.07    0.11    8.22 v _3806_/Y (sg13g2_nor2_1)
                                         _3059_ (net)
                  0.07    0.00    8.22 v _3865_/A1 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    8.36 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.10    0.00    8.36 ^ _3866_/A (sg13g2_buf_1)
     3    0.01    0.05    0.11    8.47 ^ _3866_/X (sg13g2_buf_1)
                                         _3119_ (net)
                  0.05    0.00    8.47 ^ fanout598/A (sg13g2_buf_1)
     8    0.03    0.12    0.14    8.61 ^ fanout598/X (sg13g2_buf_1)
                                         net598 (net)
                  0.12    0.00    8.61 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.06    0.11    8.72 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.06    0.00    8.72 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.87 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.87 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.99 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.99 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    9.14 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    9.14 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.03    0.14    9.28 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.03    0.00    9.28 ^ _4174_/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    9.38 ^ _4174_/X (sg13g2_buf_1)
                                         _3423_ (net)
                  0.08    0.00    9.38 ^ _6103_/S (sg13g2_mux2_1)
     1    0.01    0.04    0.18    9.56 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.56 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    9.70 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.10    0.00    9.70 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.70   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.01    0.05    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.03    0.00   20.83 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.10    0.11    0.16   20.99 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.11    0.00   20.99 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.05    0.04    0.12   21.11 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.04    0.00   21.11 ^ clkbuf_4_4__f_clk_phy/A (sg13g2_buf_4)
     7    0.03    0.04    0.10   21.22 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_4__leaf_clk_phy (net)
                  0.04    0.00   21.22 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.07   clock uncertainty
                          0.00   21.07   clock reconvergence pessimism
                         -0.13   20.94   library setup time
                                 20.94   data required time
-----------------------------------------------------------------------------
                                 20.94   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
u_pad_data_0/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_1/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_2/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_3/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_4/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_5/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_6/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_7/pad                        1.20    4.92   -3.72 (VIOLATED)
data_0                                  1.20    4.92   -3.72 (VIOLATED)
data_1                                  1.20    4.92   -3.72 (VIOLATED)
data_2                                  1.20    4.92   -3.72 (VIOLATED)
data_3                                  1.20    4.92   -3.72 (VIOLATED)
data_4                                  1.20    4.92   -3.72 (VIOLATED)
data_5                                  1.20    4.92   -3.72 (VIOLATED)
data_6                                  1.20    4.92   -3.72 (VIOLATED)
data_7                                  1.20    4.92   -3.72 (VIOLATED)
u_pad_addr_15/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_2/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_3/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_4/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_rw/pad                            1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_1/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_7/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_0/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_12/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_6/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_8/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_11/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_13/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_14/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_5/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_9/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_10/pad                       1.20    4.68   -3.48 (VIOLATED)
RW                                      1.20    3.51   -2.31 (VIOLATED)
addr_15                                 1.20    3.51   -2.31 (VIOLATED)
addr_2                                  1.20    3.51   -2.31 (VIOLATED)
addr_3                                  1.20    3.51   -2.31 (VIOLATED)
addr_4                                  1.20    3.51   -2.31 (VIOLATED)
addr_1                                  1.20    3.51   -2.31 (VIOLATED)
addr_7                                  1.20    3.51   -2.31 (VIOLATED)
addr_0                                  1.20    3.51   -2.31 (VIOLATED)
addr_12                                 1.20    3.51   -2.31 (VIOLATED)
addr_6                                  1.20    3.51   -2.31 (VIOLATED)
addr_8                                  1.20    3.51   -2.31 (VIOLATED)
addr_11                                 1.20    3.51   -2.31 (VIOLATED)
addr_13                                 1.20    3.51   -2.31 (VIOLATED)
addr_14                                 1.20    3.51   -2.31 (VIOLATED)
addr_5                                  1.20    3.51   -2.31 (VIOLATED)
addr_9                                  1.20    3.51   -2.31 (VIOLATED)
addr_10                                 1.20    3.51   -2.31 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
data_0                                  1.08    5.21   -4.13 (VIOLATED)
data_1                                  1.08    5.21   -4.13 (VIOLATED)
data_2                                  1.08    5.21   -4.13 (VIOLATED)
data_3                                  1.08    5.21   -4.13 (VIOLATED)
data_4                                  1.08    5.21   -4.13 (VIOLATED)
data_5                                  1.08    5.21   -4.13 (VIOLATED)
data_6                                  1.08    5.21   -4.13 (VIOLATED)
data_7                                  1.08    5.21   -4.13 (VIOLATED)
u_pad_data_0/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_1/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_2/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_3/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_4/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_5/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_6/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_7/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_addr_0/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_1/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_10/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_11/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_12/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_13/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_14/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_15/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_2/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_3/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_4/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_5/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_6/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_7/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_8/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_9/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_rw/pad                            1.11    5.00   -3.89 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
-3.717264413833618

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
-3.0977

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-4.132936000823975

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
1.0759299993515015

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-3.8413

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 50

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 33

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.ACC[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.12    0.28 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
   0.10    0.38 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
   0.00    0.38 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.22    0.61 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/Q (sg13g2_dfrbp_1)
   0.08    0.69 ^ _3588_/X (sg13g2_buf_1)
   0.13    0.82 ^ fanout843/X (sg13g2_buf_1)
   0.08    0.90 v _3754_/Y (sg13g2_nor2_1)
   0.18    1.08 v _3775_/X (sg13g2_or4_1)
   0.10    1.18 v _3776_/X (sg13g2_buf_1)
   0.08    1.26 v _3780_/X (sg13g2_and2_1)
   0.08    1.34 v _3781_/X (sg13g2_buf_1)
   0.24    1.58 ^ _3791_/Y (sg13g2_nor4_1)
   0.11    1.69 v _3806_/Y (sg13g2_nor2_1)
   0.14    1.83 ^ _3865_/Y (sg13g2_a221oi_1)
   0.11    1.94 ^ _3866_/X (sg13g2_buf_1)
   0.14    2.08 ^ fanout598/X (sg13g2_buf_1)
   0.11    2.19 v _4032_/Y (sg13g2_xnor2_1)
   0.15    2.34 ^ _4151_/Y (sg13g2_a221oi_1)
   0.12    2.46 v _4155_/Y (sg13g2_a221oi_1)
   0.15    2.61 ^ _4157_/Y (sg13g2_o21ai_1)
   0.14    2.74 ^ _4173_/X (sg13g2_and3_1)
   0.11    2.85 ^ _4174_/X (sg13g2_buf_1)
   0.18    3.03 v _6103_/X (sg13g2_mux2_1)
   0.14    3.16 ^ _6130_/Y (sg13g2_a221oi_1)
   0.00    3.16 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
           3.16   data arrival time

  20.83   20.83   clock clk (rise edge)
   0.00   20.83   clock source latency
   0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.16   20.99 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.12   21.11 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
   0.10   21.22 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
   0.00   21.22 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
  -0.15   21.07   clock uncertainty
   0.00   21.07   clock reconvergence pessimism
  -0.13   20.94   library setup time
          20.94   data required time
---------------------------------------------------------
          20.94   data required time
          -3.16   data arrival time
---------------------------------------------------------
          17.77   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.SP[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.SP[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.12    0.28 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
   0.10    0.38 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
   0.00    0.38 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.20    0.58 v cpu_inst.SP[1]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
   0.03    0.61 ^ _5706_/Y (sg13g2_nand2_1)
   0.04    0.65 v _5707_/Y (sg13g2_o21ai_1)
   0.00    0.65 v cpu_inst.SP[1]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
           0.65   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.16    0.16 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.12    0.28 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
   0.10    0.38 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
   0.00    0.38 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.15    0.53   clock uncertainty
   0.00    0.53   clock reconvergence pessimism
  -0.03    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3771

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3816

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
9.6986

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
11.2378

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
115.870332

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.94e-05   3.79e-07   5.39e-08   1.98e-05  63.1%
Combinational          2.18e-06   4.02e-06   4.51e-07   6.65e-06  21.2%
Clock                  2.23e-06   2.31e-06   8.76e-09   4.54e-06  14.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.63e-07   1.09e-07   2.97e-08   4.02e-07   1.3%
----------------------------------------------------------------
Total                  2.40e-05   6.81e-06   5.43e-07   3.14e-05 100.0%
                          76.6%      21.7%       1.7%
