{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425006915451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 11:15:15 2015 " "Processing started: Fri Feb 27 11:15:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425006915451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Add_Frame " "Command: quartus_map Add_Frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425006915453 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1425006915696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425006915804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/add_frame_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/add_frame_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Frame_GN-rtl " "Found design unit 1: Add_Frame_GN-rtl" {  } { { "hdl/Add_Frame_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Frame_GN " "Found entity 1: Add_Frame_GN" {  } { { "hdl/Add_Frame_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/add_frame_gn_add_frame_add_frame_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/add_frame_gn_add_frame_add_frame_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module-rtl " "Found design unit 1: Add_Frame_GN_Add_Frame_Add_Frame_Module-rtl" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916297 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module " "Found entity 1: Add_Frame_GN_Add_Frame_Add_Frame_Module" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/add_frame_gn_add_frame_add_frame_module_frame_parameter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/add_frame_gn_add_frame_add_frame_module_frame_parameter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER-rtl " "Found design unit 1: Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER-rtl" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER " "Found entity 1: Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/add_frame_gn_add_frame_add_frame_module_ctrl_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/add_frame_gn_add_frame_add_frame_module_ctrl_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER-rtl " "Found design unit 1: Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER-rtl" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER " "Found entity 1: Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_add_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_add_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Add_Frame-rtl " "Found design unit 1: tb_Add_Frame-rtl" {  } { { "hdl/tb_Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/tb_Add_Frame.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916311 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Add_Frame " "Found entity 1: tb_Add_Frame" {  } { { "hdl/tb_Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/tb_Add_Frame.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat_gnaubm7irl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat_gnaubm7irl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNAUBM7IRL-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNAUBM7IRL-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat_GNAUBM7IRL.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNAUBM7IRL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNAUBM7IRL " "Found entity 1: alt_dspbuilder_bus_concat_GNAUBM7IRL" {  } { { "hdl/alt_dspbuilder_bus_concat_GNAUBM7IRL.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNAUBM7IRL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat_gnbh75ztod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat_gnbh75ztod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNBH75ZTOD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNBH75ZTOD-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat_GNBH75ZTOD.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNBH75ZTOD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNBH75ZTOD " "Found entity 1: alt_dspbuilder_bus_concat_GNBH75ZTOD" {  } { { "hdl/alt_dspbuilder_bus_concat_GNBH75ZTOD.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNBH75ZTOD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat_gnxpbv3i7l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat_gnxpbv3i7l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNXPBV3I7L-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNXPBV3I7L-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat_GNXPBV3I7L.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNXPBV3I7L.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNXPBV3I7L " "Found entity 1: alt_dspbuilder_bus_concat_GNXPBV3I7L" {  } { { "hdl/alt_dspbuilder_bus_concat_GNXPBV3I7L.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNXPBV3I7L.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916338 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916341 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gned3d3fsf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gned3d3fsf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNED3D3FSF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNED3D3FSF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916345 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNED3D3FSF " "Found entity 1: alt_dspbuilder_cast_GNED3D3FSF" {  } { { "hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gngabhqump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gngabhqump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGABHQUMP-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGABHQUMP-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGABHQUMP " "Found entity 1: alt_dspbuilder_cast_GNGABHQUMP" {  } { { "hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnhbd5z3af.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnhbd5z3af.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHBD5Z3AF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHBD5Z3AF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916351 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHBD5Z3AF " "Found entity 1: alt_dspbuilder_cast_GNHBD5Z3AF" {  } { { "hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnlwrzwtqf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnlwrzwtqf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNLWRZWTQF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNLWRZWTQF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916353 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNLWRZWTQF " "Found entity 1: alt_dspbuilder_cast_GNLWRZWTQF" {  } { { "hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnmu5m7dx7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnmu5m7dx7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMU5M7DX7-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMU5M7DX7-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMU5M7DX7 " "Found entity 1: alt_dspbuilder_cast_GNMU5M7DX7" {  } { { "hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnnzhxls76.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnnzhxls76.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNZHXLS76-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNZHXLS76-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNZHXLS76 " "Found entity 1: alt_dspbuilder_cast_GNNZHXLS76" {  } { { "hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916362 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnz5lmfb5d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnz5lmfb5d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZ5LMFB5D-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZ5LMFB5D-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916365 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZ5LMFB5D " "Found entity 1: alt_dspbuilder_cast_GNZ5LMFB5D" {  } { { "hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnddtjre6q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnddtjre6q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDDTJRE6Q-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDDTJRE6Q-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNDDTJRE6Q.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNDDTJRE6Q.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916372 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDDTJRE6Q " "Found entity 1: alt_dspbuilder_constant_GNDDTJRE6Q" {  } { { "hdl/alt_dspbuilder_constant_GNDDTJRE6Q.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNDDTJRE6Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gngitjd4mb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gngitjd4mb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGITJD4MB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGITJD4MB-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNGITJD4MB.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNGITJD4MB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916376 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGITJD4MB " "Found entity 1: alt_dspbuilder_constant_GNGITJD4MB" {  } { { "hdl/alt_dspbuilder_constant_GNGITJD4MB.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNGITJD4MB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnijturcwg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnijturcwg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIJTURCWG-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIJTURCWG-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNIJTURCWG.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNIJTURCWG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIJTURCWG " "Found entity 1: alt_dspbuilder_constant_GNIJTURCWG" {  } { { "hdl/alt_dspbuilder_constant_GNIJTURCWG.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNIJTURCWG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnlmv7gzfa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnlmv7gzfa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLMV7GZFA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLMV7GZFA-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916383 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLMV7GZFA " "Found entity 1: alt_dspbuilder_constant_GNLMV7GZFA" {  } { { "hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNKZSYI73-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73 " "Found entity 1: alt_dspbuilder_constant_GNNKZSYI73" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnntmi25oe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnntmi25oe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNTMI25OE-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNTMI25OE-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNNTMI25OE.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNNTMI25OE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNTMI25OE " "Found entity 1: alt_dspbuilder_constant_GNNTMI25OE" {  } { { "hdl/alt_dspbuilder_constant_GNNTMI25OE.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNNTMI25OE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWFCSDEFM-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916478 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM " "Found entity 1: alt_dspbuilder_constant_GNWFCSDEFM" {  } { { "hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZEH3JAKA-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916481 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA " "Found entity 1: alt_dspbuilder_constant_GNZEH3JAKA" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_counter_gncxsyjem5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter_gncxsyjem5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNCXSYJEM5-rtl " "Found design unit 1: alt_dspbuilder_counter_GNCXSYJEM5-rtl" {  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916485 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNCXSYJEM5 " "Found entity 1: alt_dspbuilder_counter_GNCXSYJEM5" {  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_counter_gnw5ig44ct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter_gnw5ig44ct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNW5IG44CT-rtl " "Found design unit 1: alt_dspbuilder_counter_GNW5IG44CT-rtl" {  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916488 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNW5IG44CT " "Found entity 1: alt_dspbuilder_counter_GNW5IG44CT" {  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gn7ujnsi7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gn7ujnsi7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GN7UJNSI7B-rtl " "Found design unit 1: alt_dspbuilder_decoder_GN7UJNSI7B-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916492 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GN7UJNSI7B " "Found entity 1: alt_dspbuilder_decoder_GN7UJNSI7B" {  } { { "hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdecoderaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdecoderaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sdecoderaltr-syn " "Found design unit 1: alt_dspbuilder_sdecoderaltr-syn" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sdecoderaltr " "Found entity 1: alt_dspbuilder_sdecoderaltr" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gn7w55jurn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gn7w55jurn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GN7W55JURN-rtl " "Found design unit 1: alt_dspbuilder_decoder_GN7W55JURN-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916499 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GN7W55JURN " "Found entity 1: alt_dspbuilder_decoder_GN7W55JURN" {  } { { "hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnagwqmrgs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnagwqmrgs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNAGWQMRGS-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNAGWQMRGS-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916502 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNAGWQMRGS " "Found entity 1: alt_dspbuilder_decoder_GNAGWQMRGS" {  } { { "hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnaszzcdar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnaszzcdar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNASZZCDAR-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNASZZCDAR-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNASZZCDAR " "Found entity 1: alt_dspbuilder_decoder_GNASZZCDAR" {  } { { "hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnbhxavaph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnbhxavaph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNBHXAVAPH-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNBHXAVAPH-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916509 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNBHXAVAPH " "Found entity 1: alt_dspbuilder_decoder_GNBHXAVAPH" {  } { { "hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnbt6yiks3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnbt6yiks3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNBT6YIKS3-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNBT6YIKS3-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916512 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNBT6YIKS3 " "Found entity 1: alt_dspbuilder_decoder_GNBT6YIKS3" {  } { { "hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnqphuitbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnqphuitbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNQPHUITBS-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNQPHUITBS-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916515 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNQPHUITBS " "Found entity 1: alt_dspbuilder_decoder_GNQPHUITBS" {  } { { "hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnscexjcjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnscexjcjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNSCEXJCJK-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNSCEXJCJK-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916517 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNSCEXJCJK " "Found entity 1: alt_dspbuilder_decoder_GNSCEXJCJK" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnfeq57iex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnfeq57iex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNFEQ57IEX-rtl " "Found design unit 1: alt_dspbuilder_delay_GNFEQ57IEX-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNFEQ57IEX " "Found entity 1: alt_dspbuilder_delay_GNFEQ57IEX" {  } { { "hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916598 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gngq56zs4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gngq56zs4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N-rtl " "Found design unit 1: alt_dspbuilder_delay_GNGQ56ZS4N-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916606 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N " "Found entity 1: alt_dspbuilder_delay_GNGQ56ZS4N" {  } { { "hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnhycsaegt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnhycsaegt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT-rtl " "Found design unit 1: alt_dspbuilder_delay_GNHYCSAEGT-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT " "Found entity 1: alt_dspbuilder_delay_GNHYCSAEGT" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnuecibfdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnuecibfdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUECIBFDH-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH " "Found entity 1: alt_dspbuilder_delay_GNUECIBFDH" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnwon5mxyc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnwon5mxyc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNWON5MXYC-rtl " "Found design unit 1: alt_dspbuilder_delay_GNWON5MXYC-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916614 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNWON5MXYC " "Found entity 1: alt_dspbuilder_delay_GNWON5MXYC" {  } { { "hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnxewpayc5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnxewpayc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNXEWPAYC5-rtl " "Found design unit 1: alt_dspbuilder_delay_GNXEWPAYC5-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNXEWPAYC5 " "Found entity 1: alt_dspbuilder_delay_GNXEWPAYC5" {  } { { "hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnzcch64du.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnzcch64du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNZCCH64DU-rtl " "Found design unit 1: alt_dspbuilder_delay_GNZCCH64DU-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNZCCH64DU " "Found entity 1: alt_dspbuilder_delay_GNZCCH64DU" {  } { { "hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916621 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GN7VA7SRUP-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP " "Found entity 1: alt_dspbuilder_if_statement_GN7VA7SRUP" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gnhrnnrv37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gnhrnnrv37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GNHRNNRV37-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GNHRNNRV37-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GNHRNNRV37.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNHRNNRV37.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GNHRNNRV37 " "Found entity 1: alt_dspbuilder_if_statement_GNHRNNRV37" {  } { { "hdl/alt_dspbuilder_if_statement_GNHRNNRV37.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNHRNNRV37.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gnucfelpe2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gnucfelpe2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GNUCFELPE2-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GNUCFELPE2-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GNUCFELPE2.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNUCFELPE2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916629 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GNUCFELPE2 " "Found entity 1: alt_dspbuilder_if_statement_GNUCFELPE2" {  } { { "hdl/alt_dspbuilder_if_statement_GNUCFELPE2.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNUCFELPE2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gnuriznni4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gnuriznni4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GNURIZNNI4-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GNURIZNNI4-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GNURIZNNI4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNURIZNNI4.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GNURIZNNI4 " "Found entity 1: alt_dspbuilder_if_statement_GNURIZNNI4" {  } { { "hdl/alt_dspbuilder_if_statement_GNURIZNNI4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_if_statement_GNURIZNNI4.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916705 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE " "Found entity 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV " "Found entity 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gnhhroogai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gnhhroogai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNHHROOGAI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNHHROOGAI-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNHHROOGAI " "Found entity 1: alt_dspbuilder_multiplexer_GNHHROOGAI" {  } { { "hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916716 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gnrf25wcva.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gnrf25wcva.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNRF25WCVA-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNRF25WCVA-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916718 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNRF25WCVA " "Found entity 1: alt_dspbuilder_multiplexer_GNRF25WCVA" {  } { { "hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I " "Found entity 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916724 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK " "Found entity 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916732 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916735 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916737 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gns2gdlo5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gns2gdlo5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNS2GDLO5E-rtl " "Found design unit 1: alt_dspbuilder_port_GNS2GDLO5E-rtl" {  } { { "hdl/alt_dspbuilder_port_GNS2GDLO5E.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNS2GDLO5E.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916740 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNS2GDLO5E " "Found entity 1: alt_dspbuilder_port_GNS2GDLO5E" {  } { { "hdl/alt_dspbuilder_port_GNS2GDLO5E.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNS2GDLO5E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnxaokdykc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnxaokdykc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC-rtl " "Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl" {  } { { "hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916742 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC " "Found entity 1: alt_dspbuilder_port_GNXAOKDYKC" {  } { { "hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_single_pulse_gn2xgktrr3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_single_pulse_gn2xgktrr3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_single_pulse_GN2XGKTRR3-rtl " "Found design unit 1: alt_dspbuilder_single_pulse_GN2XGKTRR3-rtl" {  } { { "hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_single_pulse_GN2XGKTRR3 " "Found entity 1: alt_dspbuilder_single_pulse_GN2XGKTRR3" {  } { { "hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_simpulse1naltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_simpulse1naltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sImpulse1nAltr-syn " "Found design unit 1: alt_dspbuilder_sImpulse1nAltr-syn" {  } { { "hdl/alt_dspbuilder_sImpulse1nAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulse1nAltr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sImpulse1nAltr " "Found entity 1: alt_dspbuilder_sImpulse1nAltr" {  } { { "hdl/alt_dspbuilder_sImpulse1nAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulse1nAltr.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_simpulsennaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_simpulsennaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sImpulsennAltr-syn " "Found design unit 1: alt_dspbuilder_sImpulsennAltr-syn" {  } { { "hdl/alt_dspbuilder_sImpulsennAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulsennAltr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916818 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sImpulsennAltr " "Found entity 1: alt_dspbuilder_sImpulsennAltr" {  } { { "hdl/alt_dspbuilder_sImpulsennAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulsennAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sstepaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sstepaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sStepAltr-syn " "Found design unit 1: alt_dspbuilder_sStepAltr-syn" {  } { { "hdl/alt_dspbuilder_sStepAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sStepAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916821 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sStepAltr " "Found entity 1: alt_dspbuilder_sStepAltr" {  } { { "hdl/alt_dspbuilder_sStepAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sStepAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_simpulsen1altr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_simpulsen1altr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sImpulsen1Altr-syn " "Found design unit 1: alt_dspbuilder_sImpulsen1Altr-syn" {  } { { "hdl/alt_dspbuilder_sImpulsen1Altr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulsen1Altr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sImpulsen1Altr " "Found entity 1: alt_dspbuilder_sImpulsen1Altr" {  } { { "hdl/alt_dspbuilder_sImpulsen1Altr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulsen1Altr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_simpulsealtr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_simpulsealtr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sImpulseAltr-syn " "Found design unit 1: alt_dspbuilder_sImpulseAltr-syn" {  } { { "hdl/alt_dspbuilder_sImpulseAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulseAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916826 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sImpulseAltr " "Found entity 1: alt_dspbuilder_sImpulseAltr" {  } { { "hdl/alt_dspbuilder_sImpulseAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulseAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_simpulse11altr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_simpulse11altr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sImpulse11Altr-syn " "Found design unit 1: alt_dspbuilder_sImpulse11Altr-syn" {  } { { "hdl/alt_dspbuilder_sImpulse11Altr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulse11Altr.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sImpulse11Altr " "Found entity 1: alt_dspbuilder_sImpulse11Altr" {  } { { "hdl/alt_dspbuilder_sImpulse11Altr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sImpulse11Altr.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916832 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO " "Found entity 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916837 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS " "Found entity 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gn7z4shgok.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gn7z4shgok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GN7Z4SHGOK-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GN7Z4SHGOK-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GN7Z4SHGOK " "Found entity 1: alt_dspbuilder_testbench_salt_GN7Z4SHGOK" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916842 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916845 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET " "Found entity 1: alt_dspbuilder_testbench_salt_GNOXVOQUET" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gnucy2gbid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gnucy2gbid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNUCY2GBID-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNUCY2GBID-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNUCY2GBID.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNUCY2GBID.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916848 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNUCY2GBID " "Found entity 1: alt_dspbuilder_testbench_salt_GNUCY2GBID" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNUCY2GBID.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNUCY2GBID.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916853 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916918 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/add_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/add_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Frame-rtl " "Found design unit 1: Add_Frame-rtl" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Frame " "Found entity 1: Add_Frame" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916924 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "hdl/alt_dspbuilder_counter.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916927 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "hdl/alt_dspbuilder_counter.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916929 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916932 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_single_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_single_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_single_pulse-rtl " "Found design unit 1: alt_dspbuilder_single_pulse-rtl" {  } { { "hdl/alt_dspbuilder_single_pulse.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_single_pulse.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_single_pulse " "Found entity 1: alt_dspbuilder_single_pulse" {  } { { "hdl/alt_dspbuilder_single_pulse.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_single_pulse.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916937 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916939 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder-rtl " "Found design unit 1: alt_dspbuilder_decoder-rtl" {  } { { "hdl/alt_dspbuilder_decoder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916942 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder " "Found entity 1: alt_dspbuilder_decoder" {  } { { "hdl/alt_dspbuilder_decoder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/framecontrol_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/framecontrol_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameControl_import-rtl " "Found design unit 1: FrameControl_import-rtl" {  } { { "hdl/FrameControl_import.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/FrameControl_import.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916944 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameControl_import " "Found entity 1: FrameControl_import" {  } { { "hdl/FrameControl_import.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/FrameControl_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/soc/quartus/quartus/dsp_builder/design/vip_lib/add_frame/dspbuilder_add_frame_import/framecontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/soc/quartus/quartus/dsp_builder/design/vip_lib/add_frame/dspbuilder_add_frame_import/framecontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameControl-BEHAVIOR " "Found design unit 1: FrameControl-BEHAVIOR" {  } { { "../DSPBuilder_Add_Frame_import/FrameControl.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/DSPBuilder_Add_Frame_import/FrameControl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916963 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameControl " "Found entity 1: FrameControl" {  } { { "../DSPBuilder_Add_Frame_import/FrameControl.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/DSPBuilder_Add_Frame_import/FrameControl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006916963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006916963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Add_Frame " "Elaborating entity \"Add_Frame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425006917031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Frame_GN Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0 " "Elaborating entity \"Add_Frame_GN\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\"" {  } { { "hdl/Add_Frame.vhd" "\\Add_Frame_GN_0:inst_Add_Frame_GN_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "clock_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "avalon_st_sink_endofpacket_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNS2GDLO5E Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNS2GDLO5E:avalon_mm_slave_address_0 " "Elaborating entity \"alt_dspbuilder_port_GNS2GDLO5E\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNS2GDLO5E:avalon_mm_slave_address_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "avalon_mm_slave_address_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNEPKLLZKY:avalon_mm_slave_writedata_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNEPKLLZKY:avalon_mm_slave_writedata_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "avalon_mm_slave_writedata_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "avalon_st_source_data_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Frame_GN_Add_Frame_Add_Frame_Module Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0 " "Elaborating entity \"Add_Frame_GN_Add_Frame_Add_Frame_Module\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\"" {  } { { "hdl/Add_Frame_GN.vhd" "add_frame_add_frame_module_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "pipelined_adder3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "PipelinedAdderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425006917216 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gusn:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0 " "Elaborated megafunction instantiation \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0 " "Instantiated megafunction \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917359 ""}  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425006917359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_umi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_umi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_umi " "Found entity 1: add_sub_umi" {  } { { "db/add_sub_umi.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/add_sub_umi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006917444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006917444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_umi Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0\|add_sub_umi:auto_generated " "Elaborating entity \"add_sub_umi\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gusn:U0\|add_sub_umi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_gnd_GN:pipelined_adder3user_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_gnd_GN:pipelined_adder3user_aclrgnd\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "pipelined_adder3user_aclrgnd" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_vcc_GN:pipelined_adder3enavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_vcc_GN:pipelined_adder3enavcc\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "pipelined_adder3enavcc" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "pipelined_adder1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWFCSDEFM Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNWFCSDEFM\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLMV7GZFA Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNLMV7GZFA:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNLMV7GZFA\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNLMV7GZFA:constant7\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant7" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZEH3JAKA Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNZEH3JAKA\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNKZSYI73 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant5 " "Elaborating entity \"alt_dspbuilder_constant_GNNKZSYI73\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGITJD4MB Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNGITJD4MB:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNGITJD4MB\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNGITJD4MB:constant9\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant9" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "logical_bit_operator7" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "logical_bit_operator6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNKUBZL4TE Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator5 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNKUBZL4TE\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "logical_bit_operator5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator5\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator5\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNUQ2R64DV Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNUQ2R64DV\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "logical_bit_operator4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNTMI25OE Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNNTMI25OE:constant10 " "Elaborating entity \"alt_dspbuilder_constant_GNNTMI25OE\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNNTMI25OE:constant10\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant10" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIJTURCWG Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNIJTURCWG:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNIJTURCWG\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_constant_GNIJTURCWG:constant11\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "constant11" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GNHRNNRV37 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement " "Elaborating entity \"alt_dspbuilder_if_statement_GNHRNNRV37\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "if_statement" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0 " "Elaborating entity \"Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "add_frame_add_frame_module_frame_parameter_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNSCEXJCJK Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder11 " "Elaborating entity \"alt_dspbuilder_decoder_GNSCEXJCJK\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder11\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder11" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder11\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder11\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sdecoderaltr.vhd(49) " "Verilog HDL or VHDL warning at alt_dspbuilder_sdecoderaltr.vhd(49): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425006917838 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNSCEXJCJK:decoder11|alt_dspbuilder_sdecoderaltr:Decoderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNASZZCDAR Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNASZZCDAR:decoder10 " "Elaborating entity \"alt_dspbuilder_decoder_GNASZZCDAR\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNASZZCDAR:decoder10\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder10" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNASZZCDAR:decoder10\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNASZZCDAR:decoder10\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNASZZCDAR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_port_GNBO6OMO5Y:vertex_row_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_port_GNBO6OMO5Y:vertex_row_0\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "vertex_row_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNBHXAVAPH Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2 " "Elaborating entity \"alt_dspbuilder_decoder_GNBHXAVAPH\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBHXAVAPH.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GN7UJNSI7B Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8 " "Elaborating entity \"alt_dspbuilder_decoder_GN7UJNSI7B\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder8" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7UJNSI7B.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006917987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GN7W55JURN Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7W55JURN:decoder6 " "Elaborating entity \"alt_dspbuilder_decoder_GN7W55JURN\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7W55JURN:decoder6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7W55JURN:decoder6\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GN7W55JURN:decoder6\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GN7W55JURN.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNBT6YIKS3 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4 " "Elaborating entity \"alt_dspbuilder_decoder_GNBT6YIKS3\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNBT6YIKS3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZ5LMFB5D Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNZ5LMFB5D\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "bus_conversion1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNZ5LMFB5D.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNZ5LMFB5D:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNZHXLS76 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNNZHXLS76:bus_conversion2 " "Elaborating entity \"alt_dspbuilder_cast_GNNZHXLS76\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNNZHXLS76:bus_conversion2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "bus_conversion2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNNZHXLS76:bus_conversion2\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNNZHXLS76:bus_conversion2\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNNZHXLS76.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNXAOKDYKC Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_port_GNXAOKDYKC:enble_0 " "Elaborating entity \"alt_dspbuilder_port_GNXAOKDYKC\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_port_GNXAOKDYKC:enble_0\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "enble_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNWON5MXYC Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6 " "Elaborating entity \"alt_dspbuilder_delay_GNWON5MXYC\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "delay6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNWON5MXYC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUECIBFDH Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5 " "Elaborating entity \"alt_dspbuilder_delay_GNUECIBFDH\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "delay5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNUECIBFDH:delay5\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNFEQ57IEX Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNFEQ57IEX\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "delay3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNFEQ57IEX.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNFEQ57IEX:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNQPHUITBS Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNQPHUITBS:decoder " "Elaborating entity \"alt_dspbuilder_decoder_GNQPHUITBS\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNQPHUITBS:decoder\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "decoder" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNQPHUITBS:decoder\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_decoder_GNQPHUITBS:decoder\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNQPHUITBS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGABHQUMP Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNGABHQUMP:bus_conversion5 " "Elaborating entity \"alt_dspbuilder_cast_GNGABHQUMP\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNGABHQUMP:bus_conversion5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" "bus_conversion5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNGABHQUMP:bus_conversion5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_cast_GNGABHQUMP:bus_conversion5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNGABHQUMP.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0 " "Elaborating entity \"Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "add_frame_add_frame_module_ctrl_decoder_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHBD5Z3AF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNHBD5Z3AF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_conversion1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNHBD5Z3AF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNHBD5Z3AF:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNED3D3FSF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNED3D3FSF:bus_conversion2 " "Elaborating entity \"alt_dspbuilder_cast_GNED3D3FSF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNED3D3FSF:bus_conversion2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_conversion2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNED3D3FSF:bus_conversion2\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNED3D3FSF:bus_conversion2\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNED3D3FSF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMU5M7DX7 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNMU5M7DX7:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNMU5M7DX7\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNMU5M7DX7:bus_conversion3\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_conversion3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNMU5M7DX7:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNMU5M7DX7:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNMU5M7DX7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNBH75ZTOD Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNBH75ZTOD:bus_concatenation5 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNBH75ZTOD\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNBH75ZTOD:bus_concatenation5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_concatenation5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNXPBV3I7L Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNXPBV3I7L:bus_concatenation6 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNXPBV3I7L\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNXPBV3I7L:bus_concatenation6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_concatenation6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNAUBM7IRL Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNAUBM7IRL:bus_concatenation4 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNAUBM7IRL\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_bus_concat_GNAUBM7IRL:bus_concatenation4\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "bus_concatenation4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GNURIZNNI4 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_if_statement_GNURIZNNI4:if_statement " "Elaborating entity \"alt_dspbuilder_if_statement_GNURIZNNI4\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_if_statement_GNURIZNNI4:if_statement\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "if_statement" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDDTJRE6Q Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_constant_GNDDTJRE6Q:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNDDTJRE6Q\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_constant_GNDDTJRE6Q:constant2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "constant2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNZCCH64DU Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNZCCH64DU:delay " "Elaborating entity \"alt_dspbuilder_delay_GNZCCH64DU\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNZCCH64DU:delay\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "delay" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNZCCH64DU:delay\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNZCCH64DU:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNZCCH64DU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNAGWQMRGS Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_decoder_GNAGWQMRGS:decoder2 " "Elaborating entity \"alt_dspbuilder_decoder_GNAGWQMRGS\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_decoder_GNAGWQMRGS:decoder2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "decoder2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_decoder_GNAGWQMRGS:decoder2\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_decoder_GNAGWQMRGS:decoder2\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_decoder_GNAGWQMRGS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sdecoderaltr.vhd(49) " "Verilog HDL or VHDL warning at alt_dspbuilder_sdecoderaltr.vhd(49): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425006918624 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_decoder_GNAGWQMRGS:decoder2|alt_dspbuilder_sdecoderaltr:Decoderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNXEWPAYC5 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5 " "Elaborating entity \"alt_dspbuilder_delay_GNXEWPAYC5\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "delay5" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" "Delay1i" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNXEWPAYC5.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNXEWPAYC5:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNW5IG44CT Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter " "Elaborating entity \"alt_dspbuilder_counter_GNW5IG44CT\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "counter" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNW5IG44CT.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNW5IG44CT.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425006918693 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri\"" {  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "Counteri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri\"" {  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006918763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918764 ""}  } { { "hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNW5IG44CT.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425006918764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_adn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_adn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_adn " "Found entity 1: cntr_adn" {  } { { "db/cntr_adn.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/cntr_adn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006918839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006918839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_adn Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri\|cntr_adn:auto_generated " "Elaborating entity \"cntr_adn\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_counter_GNW5IG44CT:counter\|LPM_COUNTER:Counteri\|cntr_adn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNGQ56ZS4N Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNGQ56ZS4N\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "delay1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "Delay1i" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "cast6" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast6\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast7 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast7\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" "cast7" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER.vhd" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_single_pulse_GN2XGKTRR3 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse " "Elaborating entity \"alt_dspbuilder_single_pulse_GN2XGKTRR3\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "single_pulse" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sStepAltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse\|alt_dspbuilder_sStepAltr:SinglePulsei " "Elaborating entity \"alt_dspbuilder_sStepAltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse\|alt_dspbuilder_sStepAltr:SinglePulsei\"" {  } { { "hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" "SinglePulsei" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_single_pulse_GN2XGKTRR3.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006918969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GNUCFELPE2 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4 " "Elaborating entity \"alt_dspbuilder_if_statement_GNUCFELPE2\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "if_statement4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNCXSYJEM5 Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter " "Elaborating entity \"alt_dspbuilder_counter_GNCXSYJEM5\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "counter" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919027 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNCXSYJEM5.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNCXSYJEM5.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425006919028 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri\"" {  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "Counteri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri\"" {  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919065 ""}  } { { "hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_counter_GNCXSYJEM5.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425006919065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uen " "Found entity 1: cntr_uen" {  } { { "db/cntr_uen.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/cntr_uen.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006919151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006919151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uen Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri\|cntr_uen:auto_generated " "Elaborating entity \"cntr_uen\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_counter_GNCXSYJEM5:counter\|LPM_COUNTER:Counteri\|cntr_uen:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GN7VA7SRUP Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1 " "Elaborating entity \"alt_dspbuilder_if_statement_GN7VA7SRUP\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "if_statement1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameControl Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|FrameControl:frame_control " "Elaborating entity \"FrameControl\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|FrameControl:frame_control\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "frame_control" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNHYCSAEGT Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNHYCSAEGT\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay3\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "delay3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNRF25WCVA Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNRF25WCVA\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "multiplexer1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" "nto1Multiplexeri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNRF25WCVA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425006919234 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006919279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919304 ""}  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425006919304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1e " "Found entity 1: mux_r1e" {  } { { "db/mux_r1e.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/mux_r1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006919378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006919378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r1e Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated " "Elaborating entity \"mux_r1e\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNHHROOGAI Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNHHROOGAI\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "multiplexer2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" "nto1Multiplexeri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNHHROOGAI.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425006919416 "|Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 5 " "Parameter \"LPM_SIZE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919489 ""}  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425006919489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_u1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u1e " "Found entity 1: mux_u1e" {  } { { "db/mux_u1e.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/mux_u1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425006919565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425006919565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u1e Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated " "Elaborating entity \"mux_u1e\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNHHROOGAI:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNLWRZWTQF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_cast_GNLWRZWTQF:cast20 " "Elaborating entity \"alt_dspbuilder_cast_GNLWRZWTQF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_cast_GNLWRZWTQF:cast20\"" {  } { { "hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" "cast20" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame_GN_Add_Frame_Add_Frame_Module.vhd" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_cast_GNLWRZWTQF:cast20\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_cast_GNLWRZWTQF:cast20\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_cast_GNLWRZWTQF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006919669 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006920965 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006920965 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|selint\[1\]\" " "Converted tri-state node \"Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|selint\[1\]\" into a selector" {  } { { "db/mux_r1e.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/db/mux_r1e.tdf" 31 12 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1425006921013 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1425006921013 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay7\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay7\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay7\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay7\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay9\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay9\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay9\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay9\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay6\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay8\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay8\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay8\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay8\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay11\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay11\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay11\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay11\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay10\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay10\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay10\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Add_Frame_GN:\\Add_Frame_GN_0:inst_Add_Frame_GN_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0\|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0\|alt_dspbuilder_delay_GNWON5MXYC:delay10\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425006921669 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1425006921669 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006921870 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425006921870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425006921885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425006922937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006922937 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[16\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[16\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[17\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[17\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[18\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[18\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[19\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[19\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[20\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[20\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[21\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[21\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[22\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[22\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[23\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[23\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[24\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[24\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[25\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[25\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[26\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[26\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[27\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[27\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[28\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[28\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[29\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[29\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[30\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[30\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[31\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[31\]\"" {  } { { "hdl/Add_Frame.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/hdl/Add_Frame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425006923074 "|Add_Frame|Avalon_MM_Slave_writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1425006923074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "604 " "Implemented 604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425006923078 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425006923078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425006923078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425006923078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425006923213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 11:15:23 2015 " "Processing ended: Fri Feb 27 11:15:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425006923213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425006923213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425006923213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425006923213 ""}
