#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 17 16:44:44 2024
# Process ID: 9184
# Current directory: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8452 D:\VerlilogCode\ComputerStructure\exp1\Mux41_with_ControlledBuffer\Mux41_with_ControlledBuffer.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux21
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 912.109 ; gain = 110.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
ERROR: [Synth 8-685] variable 'sg1' should not be used in output port connection [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:32]
ERROR: [Synth 8-285] failed synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 965.195 ; gain = 163.934
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux21
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 965.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 965.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 965.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.543 ; gain = 308.348
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.543 ; gain = 308.348
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux21
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.434 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.188 ; gain = 13.754
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.188 ; gain = 13.754
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v
update_compile_order -fileset sim_1
set_property top sim_mux21 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim/xsim.dir/sim_mux21_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 17 18:23:37 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
ERROR: [VRFC 10-1412] syntax error near or [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:37]
ERROR: [VRFC 10-75] sg2 is not a task [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:37]
ERROR: [VRFC 10-1040] module mux21 ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux21
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.227 ; gain = 25.684
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.227 ; gain = 25.684
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux21
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.008 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.477 ; gain = 0.469
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.477 ; gain = 0.469
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_mux21_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlledBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 897928bd0c1e4ee28b464092d9744bdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mux21_behav xil_defaultlib.sim_mux21 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlledBuffer
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.sim_mux21
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mux21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mux21_behav -key {Behavioral:sim_1:Functional:sim_mux21} -tclbatch {sim_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux_41
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_41' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v:23]
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
ERROR: [Synth 8-685] variable 'Out' should not be used in output port connection [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v:36]
ERROR: [Synth 8-285] failed synthesizing module 'mux_41' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.895 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: mux_41
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_41' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v:23]
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlledBuffer' [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlledBuffer' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/ControlledBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux21' (2#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux21.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_41' (3#1) [D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.895 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.648 ; gain = 28.754
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.648 ; gain = 28.754
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux41.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux41.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.RuntimeException: javax.imageio.IIOException: Error skipping PNG metadata (See D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado_pid9184.debug)
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux41.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/sim_mux41.v
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 22:49:40 2024...
