{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:42:51 2013 " "Info: Processing started: Tue Nov 12 13:42:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "abc EP1C20F324C8 " "Info: Selected device EP1C20F324C8 for design \"abc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C8 " "Info: Device EP1C4F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C8 " "Info: Device EP1C12F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "Warning: No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_CLK " "Info: Pin M_CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { M_CLK } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN J3 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN J3" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout Global clock " "Info: Automatically promoted signal \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout\" to use Global clock" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout Global clock " "Info: Automatically promoted some destinations of signal \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "M_CLK " "Info: Destination \"M_CLK\" may be non-global or may not use global clock" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 181 2 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 48 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 64 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 52 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] -4.58 ns " "Info: Slack time is -4.58 ns between source memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5\" and destination memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.261 ns + Largest memory memory " "Info: + Largest memory to memory requirement is -0.261 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.310 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.564 ns) 4.399 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.459 ns) + CELL(0.564 ns) = 4.399 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 5.003 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 4 COMB Unassigned 89 " "Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 5.003 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.708 ns) 9.310 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 5 MEM Unassigned 1 " "Info: 5: + IC(3.599 ns) + CELL(0.708 ns) = 9.310 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.280 ns ( 45.97 % ) " "Info: Total cell delay = 4.280 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 54.03 % ) " "Info: Total interconnect delay = 5.030 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.814 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 9.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.575 ns) 4.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3 3 COMB Unassigned 2 " "Info: 3: + IC(0.459 ns) + CELL(0.575 ns) = 4.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.490 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.570 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.828 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT 6 COMB Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.828 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.507 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 7 COMB Unassigned 89 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 5.507 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.708 ns) 9.814 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 8 MEM Unassigned 1 " "Info: 8: + IC(3.599 ns) + CELL(0.708 ns) = 9.814 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.784 ns ( 48.75 % ) " "Info: Total cell delay = 4.784 ns ( 48.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 51.25 % ) " "Info: Total interconnect delay = 5.030 ns ( 51.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.324 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.564 ns) 4.399 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.459 ns) + CELL(0.564 ns) = 4.399 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 5.003 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 4 COMB Unassigned 89 " "Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 5.003 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.722 ns) 9.324 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 5 MEM Unassigned 1 " "Info: 5: + IC(3.599 ns) + CELL(0.722 ns) = 9.324 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.294 ns ( 46.05 % ) " "Info: Total cell delay = 4.294 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 53.95 % ) " "Info: Total interconnect delay = 5.030 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.828 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 9.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.575 ns) 4.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3 3 COMB Unassigned 2 " "Info: 3: + IC(0.459 ns) + CELL(0.575 ns) = 4.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.490 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.570 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.828 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT 6 COMB Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.828 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.507 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 7 COMB Unassigned 89 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 5.507 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.722 ns) 9.828 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 8 MEM Unassigned 1 " "Info: 8: + IC(3.599 ns) + CELL(0.722 ns) = 9.828 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.798 ns ( 48.82 % ) " "Info: Total cell delay = 4.798 ns ( 48.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 51.18 % ) " "Info: Total interconnect delay = 5.030 ns ( 51.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns   " "Info:   Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns - Longest memory memory " "Info: - Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.319 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM M4K_X19_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 2 MEM M4K_X19_Y21 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y11 X22_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y11 to location X22_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg " "Info: Generated suppressed messages file C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:42:56 2013 " "Info: Processing ended: Tue Nov 12 13:42:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
