# SPI-Interface-Project
This repository contains Verilog code for an SPI Interface implemented on an FPGA using Vivado. The project includes an SPI Slave module, Single Port RAM, and an SPI Wrapper. It features a testbench, waveforms, and synthesis reports for various FSM encoding methods (Gray, One-hot, Sequential).
