$date
	Wed Jun  4 15:13:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxb_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " d0 [3:0] $end
$var reg 4 # d1 [3:0] $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 4 % d0 [3:0] $end
$var wire 4 & d1 [3:0] $end
$var wire 1 $ s $end
$var wire 4 ' y [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b1111 &
b0 %
0$
b1111 #
b0 "
b0 !
$end
#5
b1111 !
b1111 '
1$
#10
b1 !
b1 '
0$
b1110 #
b1110 &
b1 "
b1 %
b1 (
#15
b1110 !
b1110 '
1$
#20
b10 !
b10 '
0$
b1101 #
b1101 &
b10 "
b10 %
b10 (
#25
b1101 !
b1101 '
1$
#30
b11 !
b11 '
0$
b1100 #
b1100 &
b11 "
b11 %
b11 (
#35
b1100 !
b1100 '
1$
#40
b100 !
b100 '
0$
b1011 #
b1011 &
b100 "
b100 %
b100 (
#45
b1011 !
b1011 '
1$
#50
b101 !
b101 '
0$
b1010 #
b1010 &
b101 "
b101 %
b101 (
#55
b1010 !
b1010 '
1$
#60
b110 !
b110 '
0$
b1001 #
b1001 &
b110 "
b110 %
b110 (
#65
b1001 !
b1001 '
1$
#70
b111 !
b111 '
0$
b1000 #
b1000 &
b111 "
b111 %
b111 (
#75
b1000 !
b1000 '
1$
#80
b1000 (
