Classic Timing Analyzer report for ALU4BIT_4CN
Sat Mar 23 14:40:52 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.025 ns   ; B[1] ; M[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 16.025 ns       ; B[1]    ; M[2] ;
; N/A   ; None              ; 15.701 ns       ; CONTROL ; M[2] ;
; N/A   ; None              ; 15.127 ns       ; B[0]    ; M[2] ;
; N/A   ; None              ; 15.115 ns       ; A[1]    ; M[2] ;
; N/A   ; None              ; 14.958 ns       ; A[0]    ; M[2] ;
; N/A   ; None              ; 14.363 ns       ; CONTROL ; M[1] ;
; N/A   ; None              ; 14.131 ns       ; B[1]    ; M[3] ;
; N/A   ; None              ; 13.890 ns       ; B[1]    ; M[1] ;
; N/A   ; None              ; 13.807 ns       ; CONTROL ; M[3] ;
; N/A   ; None              ; 13.789 ns       ; B[0]    ; M[1] ;
; N/A   ; None              ; 13.620 ns       ; A[0]    ; M[1] ;
; N/A   ; None              ; 13.357 ns       ; A[2]    ; M[2] ;
; N/A   ; None              ; 13.352 ns       ; A[0]    ; M[0] ;
; N/A   ; None              ; 13.345 ns       ; B[2]    ; M[2] ;
; N/A   ; None              ; 13.233 ns       ; B[0]    ; M[3] ;
; N/A   ; None              ; 13.221 ns       ; A[1]    ; M[3] ;
; N/A   ; None              ; 13.208 ns       ; A[1]    ; M[1] ;
; N/A   ; None              ; 13.064 ns       ; A[0]    ; M[3] ;
; N/A   ; None              ; 13.033 ns       ; B[0]    ; M[0] ;
; N/A   ; None              ; 11.857 ns       ; A[2]    ; M[3] ;
; N/A   ; None              ; 11.707 ns       ; B[2]    ; M[3] ;
; N/A   ; None              ; 11.478 ns       ; B[3]    ; M[3] ;
; N/A   ; None              ; 10.481 ns       ; A[3]    ; M[3] ;
; N/A   ; None              ; 9.984 ns        ; S0      ; M[2] ;
; N/A   ; None              ; 9.894 ns        ; S1      ; M[2] ;
; N/A   ; None              ; 9.494 ns        ; S0      ; M[0] ;
; N/A   ; None              ; 9.454 ns        ; S1      ; M[0] ;
; N/A   ; None              ; 9.310 ns        ; S0      ; M[1] ;
; N/A   ; None              ; 9.222 ns        ; S1      ; M[1] ;
; N/A   ; None              ; 7.701 ns        ; S0      ; M[3] ;
; N/A   ; None              ; 7.615 ns        ; S1      ; M[3] ;
+-------+-------------------+-----------------+---------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 23 14:40:52 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU4BIT_4CN -c ALU4BIT_4CN --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "M[2]" is 16.025 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AJ16; Fanout = 2; PIN Node = 'B[1]'
    Info: 2: + IC(6.395 ns) + CELL(0.438 ns) = 7.673 ns; Loc. = LCCOMB_X50_Y50_N2; Fanout = 2; COMB Node = 'ALU1BIT_4CN:inst1|FA:inst4|inst7~0'
    Info: 3: + IC(0.253 ns) + CELL(0.420 ns) = 8.346 ns; Loc. = LCCOMB_X50_Y50_N12; Fanout = 1; COMB Node = 'ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst7~2'
    Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 8.736 ns; Loc. = LCCOMB_X50_Y50_N6; Fanout = 1; COMB Node = 'ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst7~3'
    Info: 5: + IC(4.501 ns) + CELL(2.788 ns) = 16.025 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = 'M[2]'
    Info: Total cell delay = 4.636 ns ( 28.93 % )
    Info: Total interconnect delay = 11.389 ns ( 71.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sat Mar 23 14:40:52 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


