Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_com_mult_behav
