# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Lab05.srcs/sources_1/new/design4.vhd" \
"../../../../Lab05.srcs/sources_1/new/converter_xs3_bcd_TB1.vhd" \

# Do not sort compile order
nosort
