# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-513.24.1.el8_9.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fft_tb.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2020.1 Lib Mapping Utility 2020.01 Jan 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 18:16:15 on Apr 26,2024
# vlog -reportprogress 300 -work work fft_tb.sv 
# -- Compiling module fft_tb
# 
# Top level modules:
# 	fft_tb
# End time: 18:16:15 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 18:16:15 on Apr 26,2024
# vlog -reportprogress 300 -work work fft.sv 
# -- Compiling module TwiddleMux
# -- Compiling module registerMux
# ** Warning: ** while parsing file included at fft.sv(2)
# ** at registerMux.sv(3): (vlog-13314) Defaulting port 'regs' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module InputSignalRouter
# ** Warning: ** while parsing file included at fft.sv(3)
# ** at signal_router.sv(5): (vlog-13314) Defaulting port 'inputRe' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at fft.sv(3)
# ** at signal_router.sv(6): (vlog-13314) Defaulting port 'inputIm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module FFT
# ** Warning: fft.sv(9): (vlog-13314) Defaulting port 'inputRe' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: fft.sv(10): (vlog-13314) Defaulting port 'inputIm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module Butterfly
# -- Compiling module Apply_Twiddle
# -- Compiling module TwiddleFactorIndex
# -- Compiling module StageClock
# -- Compiling module CountTo64
# 
# Top level modules:
# 	FFT
# End time: 18:16:15 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.fft_tb -wlf fft_tb.wlf 
# Start time: 18:16:16 on Apr 26,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fft_tb(fast)
# Loading work.FFT(fast)
# Loading work.InputSignalRouter(fast)
# Loading work.Butterfly(fast)
# Loading work.StageClock(fast)
# Loading work.CountTo64(fast)
# Loading work.TwiddleFactorIndex(fast)
# Loading work.TwiddleMux(fast)
# Loading work.registerMux(fast)
# Loading work.Apply_Twiddle(fast)
# outputRe[0] = 128
# outputRe[1] = 4
# outputRe[2] = 0
# outputRe[3] = 4
# outputRe[4] = 0
# outputRe[5] = 7
# outputRe[6] = 0
# outputRe[7] = 4
# outputRe[8] = 0
# outputRe[9] = 4
# outputRe[10] = 0
# outputRe[11] = 3
# outputRe[12] = 0
# outputRe[13] = 4
# outputRe[14] = 0
# outputRe[15] = 4
# outputRe[16] = 0
# outputRe[17] = 4
# outputRe[18] = 0
# outputRe[19] = 4
# outputRe[20] = 0
# outputRe[21] = 3
# outputRe[22] = 0
# outputRe[23] = 4
# outputRe[24] = 0
# outputRe[25] = 4
# outputRe[26] = 0
# outputRe[27] = 3
# outputRe[28] = 0
# outputRe[29] = 4
# outputRe[30] = 0
# outputRe[31] = 4
# outputRe[32] = 0
# outputRe[33] = 4
# outputRe[34] = 0
# outputRe[35] = 4
# outputRe[36] = 0
# outputRe[37] = 3
# outputRe[38] = 0
# outputRe[39] = 4
# outputRe[40] = 0
# outputRe[41] = 4
# outputRe[42] = 0
# outputRe[43] = 3
# outputRe[44] = 0
# outputRe[45] = 4
# outputRe[46] = 0
# outputRe[47] = 4
# outputRe[48] = 0
# outputRe[49] = 4
# outputRe[50] = 0
# outputRe[51] = 4
# outputRe[52] = 0
# outputRe[53] = 3
# outputRe[54] = 0
# outputRe[55] = 4
# outputRe[56] = 0
# outputRe[57] = 4
# outputRe[58] = 0
# outputRe[59] = 7
# outputRe[60] = 0
# outputRe[61] = 4
# outputRe[62] = 0
# outputRe[63] = 4
# ** Note: $finish    : fft_tb.sv(202)
#    Time: 2018 ns  Iteration: 0  Instance: /fft_tb
# 1
# Break in Module fft_tb at fft_tb.sv line 202
# End time: 18:16:27 on Apr 26,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
