*$
* TPS62067
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62067
* Date: 09JAN2015
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS62065-67EVM-347
* EVM Users Guide: SLVU364 - March 2010
* Datasheet: SLVS833B - MARCH 2010 - REVISED NOVEMBER 2013
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
* Final 1.10
* Updated: 
* Fault_Protection source V3 parameter TD changed to "{1u*SLOWMODE + 1p}" from "1u".
* It is required for Steady-state.
* Implementation of AVIN is changed to match AVIN and PVIN current characteristics.
*
***************************************************************************
.SUBCKT TPS62067_TRANS AVIN EN FB PG SW PGND AGND PVIN PARAMS: SLOWMODE=1
GAVIN AVIN 0 value = { if ( v(en) > 1, 18u , 0.1u )}
EAVIN1 AVIN1 0 AVIN 0 1
X_S1    N16777084 0 PG 0 TPS62067_S1 
X_U7         EN_INT N16780213 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R5         AGND 0  1m  
R_R1         OUT2 N16776834  7.2k  
V_V1         MODE 0 0
X_U6         N16776834 N16777084 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C2         0 N16776834  1n  
V_U1_V24         U1_N16882541 0 0.3
X_U1_U49         U1_N16881036 U1_SDWN_N_C1 U1_CLKPH0 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_PULSE_LOGIC_U1         U1_PWM_C1 U1_OCP_MODE_N_C1 U1_PULSE_LOGIC_N00140
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_PULSE_LOGIC_ABM3         U1_PULSE_LOGIC_N166694561 0 VALUE {
+  IF(V(U1_PFM_SEL_C1)>0.5, V(U1_PFM_C1), V(U1_PULSE_LOGIC_N00140))    }
R_U1_PULSE_LOGIC_R25         U1_PULSE_LOGIC_N166694561 U1_PULSE_C1  1  
C_U1_PULSE_LOGIC_C16         0 U1_PULSE_C1  1n  
X_U1_U51         U1_N16882541 U1_N16767622 U1_N16882524 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U84         U1_P_C_N17636103
+  U1_P_C_N17636011 U1_P_C_LDRV_DEAD_TIME AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U142         U1_P_C_N17271162
+  U1_P_C_N17280813 U1_P_C_N17270694 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U1_P_C_ABM2I4         0 U1_P_C_VCOUNTER2 VALUE {
+  (V(U1_P_C_N17385990) - V(0)) *0.1    }
X_U1_P_C_U141         U1_P_C_N17269297
+  U1_P_C_N17273686 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
R_U1_P_C_R48         U1_P_C_N16965755
+  U1_P_C_N16965680  1  
R_U1_P_C_R43         U1_P_C_N16859495
+  U1_P_C_N16859444  1  
X_U1_P_C_U139         U1_P_C_N17276197
+  U1_P_C_N17270694 U1_P_C_N16944488 N17250972
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_P_C_ABM8         U1_P_C_N17655860 0 VALUE {
+  IF(V(U1_P_C_N17656022) > 0.5,1,0)    }
X_U1_P_C_U93         U1_P_C_N17269297
+  U1_P_C_N17273686 U1_P_C_N17276197 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U155         U1_PFM_SEL_C1
+  U1_P_C_COUNT4_COMPLETE U1_P_C_N16859605 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U78         U1_P_C_MODE_INV
+  U1_P_C_DUTY_100P0_INV U1_STARTUP_OVER
+  U1_P_C_COMMON_CONDITION AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_P_C_U136         U1_P_C_N16776574
+  U1_P_C_N17172169 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U122         U1_P_C_N17037952
+  U1_P_C_N17042893 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
R_U1_P_C_R22         U1_P_C_N16776862
+  U1_P_C_N16776706  212k  
X_U1_P_C_U151         U1_PFM_C1 U1_P_C_N17655968
+  N17655940 MONOPOS_PS PARAMS: PW=5n
X_U1_P_C_U127         U1_P_C_ENTER_PFM_LESS_85P0
+  U1_P_C_ENTER_PFM_GREATER_85P0 U1_PFM_SEL_C1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U1_P_C_D8         U1_P_C_VCOUNTER
+  U1_P_C_N16859397 D_D1 
V_U1_P_C_V24         U1_P_C_N17656070 0 10
E_U1_P_C_ABM6         U1_P_C_N16965755 0 VALUE {
+  IF(V(U1_P_C_N16965558) > 0.5,1,0)    }
X_U1_P_C_U150         U1_PFM_SEL_C1 U1_P_C_N17655934
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U83         U1_P_C_COUNT32_COMPLETE
+  U1_PULSE_100N U1_P_C_N17385990 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_P_C_ABM4         U1_P_C_N16859495 0 VALUE {
+  IF(V(U1_P_C_N16859306) > 0.5,1,0)    }
X_U1_P_C_U48         U1_P_C_N17125779
+  U1_P_C_N17998297 U1_DUTY_85 U1_P_C_N17789609
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U156         U1_PFM_C1 U1_DUTY_85
+  U1_P_C_N17874945 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U153         U1_P_C_SDWN U1_PFM_SEL_C1
+  U1_P_C_RESET_32BIT_COUNTER U1_P_C_N16859563
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_P_C_E8         U1_P_C_COUNT4 0 VALUE { {IF
+  (V(U1_P_C_VCOUNTER2) > V(U1_P_C_N16859065), 1, 0)} }
C_U1_P_C_C36         0 U1_P_C_COUNT16_EXIT  1n  
X_U1_P_C_S9    U1_P_C_N16859199 0
+  U1_P_C_VCOUNTER2 0 PFM_CONTROLLER_U1_P_C_S9 
X_U1_P_C_U149         U1_I_LO_C1 U1_P_C_VIN_BY_11P7
+  U1_P_C_N17991761 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_P_C_C32         0 U1_P_C_N16965680  1n  
X_U1_P_C_U140         FB U1_P_C_N17427750
+  U1_P_C_N16776574 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_P_C_V38         U1_P_C_N17672567 0 582m
V_U1_P_C_V22         U1_P_C_N16965646 0 7Vdc
X_U1_P_C_U130         U1_P_C_N16776736
+  U1_P_C_N17133911 U1_PFM_C1 N17199914 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U145         U1_P_C_VNOM_PLUS_1P0
+  U1_P_C_COUNT16_EXIT U1_P_C_N17655934
+  U1_P_C_N17655948 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U89         U1_P_C_N17672567 FB
+  U1_P_C_VNOM_3P0 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_P_C_V12         U1_P_C_N17427750 0 600mV
C_U1_P_C_C28         0 U1_P_C_N16859444  1n  
C_U1_P_C_C14         0 U1_P_C_N16776706  6.475pF  
V_U1_P_C_V18         U1_P_C_N16777286 0 20mV
R_U1_P_C_R44         U1_P_C_COUNT4
+  U1_P_C_N16858942  1k  
D_U1_P_C_D14         U1_P_C_COUNT4_2
+  U1_P_C_N16965558 D_D1 
X_U1_P_C_U69         U1_SDWN_N_C1 U1_P_C_SDWN
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U123         U1_P_C_N17037952
+  U1_P_C_N17042893 U1_P_C_N17044883 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U154         U1_P_C_SDWN U1_PFM_SEL_C1
+  U1_P_C_COUNT4_COMPLETE U1_P_C_N16859199 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U131         U1_P_C_N17789609
+  U1_P_C_N16777298 U1_P_C_N16776808 N17199019
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_P_C_V10         U1_P_C_N16859397 0 10
D_U1_P_C_D20         U1_P_C_N17868842
+  U1_P_C_N179432540 D_D1 
X_U1_P_C_U157         U1_P_C_LESS_THAN_85P0
+  U1_P_C_VNOM_3P0 U1_P_C_COUNT16_EXIT
+  U1_P_C_TIMER_EXPIRED U1_P_C_EXIT_PFM_GREATER_85P0
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_P_C_V23         U1_P_C_N16965674 0 2.9
C_U1_P_C_C13         0 U1_P_C_VCOUNTER2  10n  
D_U1_P_C_D11         U1_P_C_COUNT32
+  U1_P_C_N16859306 D_D1 
V_U1_P_C_V43         U1_P_C_N179432540 0 2
R_U1_P_C_R24         U1_P_C_N16776484
+  U1_P_C_N16776510  300k  
X_U1_P_C_U132         U1_P_C_N16777341 U1_I_LO_C1
+  U1_P_C_S_I COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U117         U1_LS_C1 U1_HS_C1 U1_P_C_N17636103
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U85         U1_P_C_N17843510
+  U1_P_C_N17845936 U1_DUTY_100P0 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U1_P_C_C29         0 U1_P_C_N16858942  144p  
G_U1_P_C_ABM2I10         0 U1_P_C_VCOUNTER3 VALUE {
+  (V(U1_P_C_N16944488) - V(0)) * 28e-3    }
X_U1_P_C_U158         U1_PFM_C1 U1_P_C_N17895204
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_P_C_V11         U1_P_C_N16859434 0 7.85
R_U1_P_C_R49         U1_P_C_COUNT32
+  U1_P_C_N17403424  1k  
V_U1_P_C_V16         U1_P_C_N16777341 0 2mV
R_U1_P_C_R53         AVIN1 U1_P_C_N17777961  12.2  
X_U1_P_C_S11    U1_P_C_N17655948 0
+  U1_P_C_VCOUNTER16 0 PFM_CONTROLLER_U1_P_C_S11 
X_U1_P_C_U152         U1_P_C_N17596642
+  U1_P_C_N16776808 U1_P_C_N17133911 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U1_P_C_D9         0 U1_P_C_VCOUNTER2 D_D1 
G_U1_P_C_ABM2I2         0 U1_P_C_VCOUNTER VALUE {
+  (V(U1_PULSE_100N) - V(0)) *0.025    }
V_U1_P_C_V37         U1_P_C_N17845936 0 1.6
C_U1_P_C_C15         U1_P_C_N16776510 0  20pF  
s_U1_P_C_S6        
+  U1_P_C_N16776706,0,U1_P_C_N17123466,0,
+  mod_U1_P_C_S6 
.model  mod_U1_P_C_S6 vswitch (ron=1m roff=1e9 von=1 voff=0)
X_U1_P_C_U146         U1_PFM_SEL_C1 U1_P_C_N17596642
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_H2    U1_P_C_N17777961 0
+  U1_P_C_VIN_BY_11P7 0 PFM_CONTROLLER_U1_P_C_H2 
X_U1_P_C_U90         U1_P_C_LDRV_DEAD_TIME
+  U1_P_C_N17254265 U1_P_C_N17254285 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U1_P_C_C33         0 U1_P_C_N17403424  144p  
V_U1_P_C_V42         U1_P_C_N179327100 0 5
X_U1_P_C_U143         U1_P_C_COMMON_CONDITION
+  U1_P_C_COUNT32_COMPLETE U1_P_C_LESS_THAN_85P0
+  U1_P_C_N17269297 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_P_C_R50         U1_P_C_N17403512
+  U1_P_C_RESET_32BIT_COUNTER  1  
G_U1_P_C_G1         0 U1_P_C_N17843510 U1_HS_C1 0 1u
D_U1_P_C_D10         U1_P_C_VCOUNTER2
+  U1_P_C_N16859038 D_D1 
X_U1_P_C_U144         U1_P_C_COUNT4_COMPLETE
+  U1_PFM_SEL_C1 U1_P_C_N17719752 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_P_C_S10    U1_P_C_N17719752 0
+  U1_P_C_VCOUNTER3 0 PFM_CONTROLLER_U1_P_C_S10 
X_U1_P_C_U87         U1_P_C_N17044883
+  U1_P_C_N17722619 U1_P_C_N17036490 N17055650
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_P_C_E9         U1_P_C_COUNT4_2 0 VALUE { {IF
+  (V(U1_P_C_VCOUNTER3) > V(U1_P_C_N16965674), 1, 0)} }
X_U1_P_C_U80         U1_LS_C1 U1_HS_C1 U1_P_C_N17636011
+  N17636075 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
s_U1_P_C_S5         AVIN1,U1_P_C_N16776862,U1_PFM_C1,0,
+  mod_U1_P_C_S5 
.model  mod_U1_P_C_S5 vswitch (ron=1m roff=1e9 von=1 voff=0)
X_U1_P_C_S7    U1_LS_C1 0 U1_P_C_N17843510 0
+  PFM_CONTROLLER_U1_P_C_S7 
D_U1_P_C_D19         U1_P_C_N17843510
+  U1_P_C_N179327100 D_D1 
E_U1_P_C_ABM7         U1_P_C_N17403512 0 VALUE {
+  IF(V(U1_P_C_N17403424) > 0.5,1,0)    }
C_U1_P_C_C24         U1_P_C_N17868842 0  5pF  
E_U1_P_C_E7         U1_P_C_COUNT32 0 VALUE { {IF
+  (V(U1_P_C_VCOUNTER) > V(U1_P_C_N16859434), 1, 0)} }
R_U1_P_C_R45         U1_P_C_N16859148
+  U1_P_C_COUNT4_COMPLETE  1  
X_U1_P_C_U120         U1_P_C_N17269297
+  U1_P_C_N17280813 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_P_C_C17         0 U1_P_C_VCOUNTER16  10n  
X_U1_P_C_U62         MODE_INT U1_P_C_MODE_INV
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U124         U1_P_C_COUNT32_COMPLETE U1_DUTY_85
+  U1_P_C_COMMON_CONDITION U1_P_C_N17037952 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U91         U1_I_LO_C1 U1_P_C_N17267763
+  U1_P_C_N17254265 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_P_C_R51         U1_P_C_COUNT16_2
+  U1_P_C_N17656022  1k  
X_U1_P_C_U133         U1_P_C_N16777286 U1_I_LO_C1
+  U1_P_C_N16777298 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U88         U1_P_C_N17036974
+  U1_P_C_EXIT_PFM_GREATER_85P0
+  U1_P_C_ENTER_PFM_GREATER_85P0 N17054148 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U134         U1_P_C_N16776666
+  U1_P_C_S_I U1_P_C_N16776736 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_P_C_S8    U1_P_C_N16859563 0
+  U1_P_C_VCOUNTER 0 PFM_CONTROLLER_U1_P_C_S8 
C_U1_P_C_C34         0 U1_P_C_RESET_32BIT_COUNTER  1n  
X_U1_P_C_U96         U1_P_C_N17868842
+  U1_P_C_N17868891 U1_P_C_TIMER_EXPIRED COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U129         U1_P_C_N16776706
+  U1_P_C_N16776510 U1_P_C_N17125779 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U1_P_C_ABM5         U1_P_C_N16859148 0 VALUE {
+  IF(V(U1_P_C_N16858942) > 0.5,1,0)    }
E_U1_P_C_GAIN1         U1_P_C_N16776484 0 VALUE {0.2 *
+  V(SW)}
R_U1_P_C_R47         U1_P_C_COUNT4_2
+  U1_P_C_N16965558  1k  
X_U1_P_C_U135         U1_P_C_N17172169
+  U1_P_C_VNOM_PLUS_1P0 U1_P_C_N16776666 N17201385
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U159         U1_P_C_N17991761
+  U1_P_C_VNOM_PLUS_1P0 U1_P_C_N17998297 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_P_C_D15         U1_P_C_COUNT32
+  U1_P_C_N17403424 D_D1 
X_U1_P_C_U147         U1_P_C_N16859444 U1_CLKPH0
+  U1_P_C_N17395470 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_P_C_V39         U1_P_C_N17267763 0 0
D_U1_P_C_D18         U1_P_C_COUNT16_2
+  U1_P_C_N17656022 D_D1 
V_U1_P_C_V40         U1_P_C_N17868891 0 1
C_U1_P_C_C30         0 U1_P_C_COUNT4_COMPLETE  1n  
C_U1_P_C_C23         U1_P_C_N17843510 0  5pF  
R_U1_P_C_R46         AVIN1 U1_P_C_N17636098  24.5  
C_U1_P_C_C16         0 U1_P_C_VCOUNTER3  10n  
X_U1_P_C_U121         U1_P_C_COUNT4_COMPLETE
+  U1_P_C_N17036490 U1_P_C_N17036974 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U1_P_C_D16         0 U1_P_C_VCOUNTER16 D_D1 
X_U1_P_C_U94         U1_DUTY_100P0 U1_P_C_DUTY_100P0_INV
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_P_C_R42         U1_P_C_COUNT32
+  U1_P_C_N16859306  1k  
V_U1_P_C_V25         U1_P_C_N17656105 0 7.75
C_U1_P_C_C35         0 U1_P_C_N17656022  144p  
V_U1_P_C_V20         U1_P_C_N16859038 0 5
C_U1_P_C_C11         0 U1_P_C_VCOUNTER  10n  
C_U1_P_C_C31         0 U1_P_C_N16965558  144p  
X_U1_P_C_U138         U1_DUTY_85 U1_P_C_LESS_THAN_85P0
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U148         U1_P_C_N17729744 U1_PFM_SEL_C1
+  U1_P_C_N17722619 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_P_C_D5         U1_P_C_COUNT4
+  U1_P_C_N16858942 D_D1 
X_U1_P_C_U79         U1_P_C_N17395470
+  U1_P_C_N16859605 U1_P_C_COUNT32_COMPLETE N16859598
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_P_C_D12         0 U1_P_C_VCOUNTER3 D_D1 
X_U1_P_C_U82         U1_P_C_N16965680
+  U1_P_C_EXIT_PFM_LESS_85P0 U1_P_C_ENTER_PFM_LESS_85P0
+  N16979366 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_U137         FB U1_P_C_N17176545
+  U1_P_C_VNOM_PLUS_1P0 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_P_C_D17         U1_P_C_VCOUNTER16
+  U1_P_C_N17656070 D_D1 
X_U1_P_C_H1    U1_P_C_N17636098 0
+  U1_P_C_VIN_BY_24P5 0 PFM_CONTROLLER_U1_P_C_H1 
X_U1_P_C_U128         U1_PFM_C1 U1_P_C_N17123466
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_P_C_ABM2I12         0 U1_P_C_VCOUNTER16 VALUE {
+  (V(U1_P_C_N17655968) - V(0)) * 1000e-3    }
X_U1_P_C_U125         U1_DUTY_85 U1_P_C_VNOM_3P0
+  U1_P_C_COUNT16_EXIT U1_P_C_EXIT_PFM_LESS_85P0
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_P_C_U86         U1_I_LO_C1 U1_P_C_VIN_BY_24P5
+  U1_P_C_N17729744 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_P_C_S12    U1_P_C_N17895204 0
+  U1_P_C_N17868842 0 PFM_CONTROLLER_U1_P_C_S12 
C_U1_P_C_C27         0 U1_P_C_N16859306  700p  
V_U1_P_C_V13         U1_P_C_N17176545 0 606mV
V_U1_P_C_V21         U1_P_C_N16859065 0 3.6
D_U1_P_C_D13         U1_P_C_VCOUNTER3
+  U1_P_C_N16965646 D_D1 
D_U1_P_C_D7         0 U1_P_C_VCOUNTER D_D1 
X_U1_P_C_U92         U1_P_C_N17269297
+  U1_P_C_N17254285 U1_P_C_N17271162 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_P_C_E10         U1_P_C_COUNT16_2 0 VALUE { {IF
+  (V(U1_P_C_VCOUNTER16) > V(U1_P_C_N17656105), 1, 0)} }
X_U1_P_C_U43         U1_PFM_SEL_C1 U1_P_C_S_I
+  U1_DCM_LS_SDWN_C1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_P_C_R52         U1_P_C_N17655860
+  U1_P_C_COUNT16_EXIT  1  
G_U1_P_C_G2         0 U1_P_C_N17868842
+  U1_P_C_N17874945 0 1u
X_U1_U48         U1_N16863161 U1_N16805305 U1_N16862310 U1_N16863634
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U47         FB U1_N16861978 U1_N16862310 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U46         U1_N16767738 U1_N16767622 U1_N16881036 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V20         U1_N16767738 0 0.01Vdc
V_U1_V22         U1_N16861978 0 0.2
E_U1_GATE_DRIVER_ABM1         U1_GATE_DRIVER_N100 0 VALUE {
+  IF(V(U1_SDWN_N_C1)>0.5, V(U1_GATE_DRIVER_N104), 0)    }
X_U1_GATE_DRIVER_U28         U1_GATE_DRIVER_N107 U1_GATE_DRIVER_N111
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=6n
E_U1_GATE_DRIVER_ABM2         U1_GATE_DRIVER_N101 0 VALUE {
+  IF(V(U1_GATE_DRIVER_N109)>0.5, 0, V(U1_GATE_DRIVER_N105))    }
X_U1_GATE_DRIVER_U24         U1_GATE_DRIVER_N107 U1_GATE_DRIVER_N111
+  U1_GATE_DRIVER_N105 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_GATE_DRIVER_R21         U1_GATE_DRIVER_N100 U1_HS_C1  1  
X_U1_GATE_DRIVER_U25         U1_GATE_DRIVER_N108 U1_DCM_LS_SDWN_C1
+  U1_GATE_DRIVER_N109 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_GATE_DRIVER_C9         0 U1_LS_C1  1n  
X_U1_GATE_DRIVER_U27         U1_PULSE_C1 U1_GATE_DRIVER_LDRVIN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_GATE_DRIVER_R19         U1_GATE_DRIVER_N101 U1_LS_C1  1  
X_U1_GATE_DRIVER_U29         U1_PULSE_C1 U1_GATE_DRIVER_N110
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=6n
C_U1_GATE_DRIVER_C12         0 U1_HS_C1  1n  
X_U1_GATE_DRIVER_U23         U1_PULSE_C1 U1_GATE_DRIVER_N110
+  U1_GATE_DRIVER_N104 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_GATE_DRIVER_U30         U1_GATE_DRIVER_LDRVIN U1_GATE_DRIVER_LDRV_PBIAS
+  U1_GATE_DRIVER_N107 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_GATE_DRIVER_U793         U1_PULSE_C1 U1_GATE_DRIVER_N108
+  U1_GATE_DRIVER_LDRV_PBIAS U1_GATE_DRIVER_LDRV_PBIASBAR SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_GATE_DRIVER_U26         U1_SDWN_N_C1 U1_GATE_DRIVER_N108 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V23         U1_N16863161 0 917m
V_U1_V19         U1_N16767622 0  
+PULSE 0 1 0 {333.33n-0.2ns} 0.1ns 0.1ns 333.33n
X_U1_PWM_CONTROLLER_U45         U1_CLKPH0 U1_PWM_CONTROLLER_N16785560 U1_PWM_C1
+  N16774856 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_PWM_CONTROLLER_U44         U1_RAMP U1_COMP U1_PWM_CONTROLLER_N16785560
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_P_C_C_R4         FB
+  U1_P_C_C_FB_COMPN  60k  
E_U1_P_C_C_GAIN8        
+  U1_P_C_C_N16857645 0 VALUE {0.2 * V(AVIN1)}
E_U1_P_C_C_GAIN5        
+  U1_P_C_C_N16946571 0 VALUE {1 * V(AVIN1)}
X_U1_P_C_C_S10    U1_P_C_C_SDWN 0
+  U1_P_C_C_FB_COMPP U1_P_C_C_N16888314
+  COMPENSATOR_U1_P_C_C_S10 
C_U1_P_C_C_C7         0
+  U1_P_C_C_FB_COMPN  0.25p  
E_U1_P_C_C_GAIN7        
+  U1_P_C_C_N16888314 0 VALUE {1.3 * V(FB)}
V_U1_P_C_C_V4        
+  U1_P_C_C_N16943197 0 700m
R_U1_P_C_C_R22        
+  U1_P_C_C_N16946571
+  U1_P_C_C_N16946960  10k  
R_U1_P_C_C_R19        
+  U1_P_C_C_N17066893 SW  1200k  
E_U1_P_C_C_GAIN10        
+  U1_P_C_C_N17054151 0 VALUE {1 * V(AVIN1)}
E_U1_P_C_C_GAIN6        
+  U1_P_C_C_N16907688 0 VALUE {1 *
+  V(U1_P_C_C_N16946960)}
E_U1_P_C_C_SUM3         U1_COMP 0 VALUE 
+ {V(U1_P_C_C_IM1)+V(U1_P_C_C_IP2)}
E_U1_P_C_C_GAIN1         U1_P_C_C_IP1
+  0 VALUE {1 * V(U1_P_C_C_N16806342)}
X_U1_P_C_C_U14        
+  U1_P_C_C_N16968546 U1_P_C_C_VERROR
+  d_d 
R_U1_P_C_C_R21        
+  U1_P_C_C_N16806342
+  U1_P_C_C_N16907688  250k  
X_U1_P_C_C_S6    U1_PFM_SEL_C1 0
+  U1_P_C_C_FB_COMPP U1_P_C_C_N16805429
+  COMPENSATOR_U1_P_C_C_S6 
E_U1_P_C_C_GAIN11        
+  U1_P_C_C_N16968546 0 VALUE {-1 *
+  V(U1_P_C_C_N16857645)}
E_U1_P_C_C_E6        
+  U1_P_C_C_N17032893 0
+  U1_P_C_C_FB_COMPP U1_P_C_C_FB_COMPN
+  100k
R_U1_P_C_C_R25         0
+  U1_P_C_C_V_DUTY_FALL  800k  
X_U1_P_C_C_U16         U1_OCP_MODE_C1 U1_DUTY_100P0
+  U1_PFM_SEL_C1 U1_P_C_C_CLAMP_ON OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_P_C_C_GAIN9        
+  U1_P_C_C_N16978613 0 VALUE {1 *
+  V(U1_P_C_C_FB_COMPN)}
X_U1_P_C_C_S7    U1_PFM_SEL_C1 0
+  U1_P_C_C_FB_COMPP U1_P_C_C_N16943197
+  COMPENSATOR_U1_P_C_C_S7 
X_U1_P_C_C_U13        
+  U1_P_C_C_VERROR U1_P_C_C_N16857645
+  d_d 
E_U1_P_C_C_GAIN3         U1_P_C_C_IP2
+  0 VALUE {0.5 * V(U1_P_C_C_VERROR)}
R_U1_P_C_C_R13        
+  U1_P_C_C_N17027089
+  U1_P_C_C_N16805424  18.18k  
E_U1_P_C_C_E7        
+  U1_P_C_C_N17059344 0
+  U1_P_C_C_V_DUTY_RISE
+  U1_P_C_C_V_DUTY_FALL 1
C_U1_P_C_C_C9         0
+  U1_P_C_C_FB_COMPP  0.25p  
C_U1_P_C_C_C13         0
+  U1_P_C_C_N16946960  1n  
R_U1_P_C_C_R24        
+  U1_P_C_C_V_DUTY_FALL
+  U1_P_C_C_V_DUTY_RISE  50k  
X_U1_P_C_C_U15         U1_P_C_C_IM1
+  U1_P_C_C_V_DUTY_RISE
+  U1_P_C_C_N17059344 U1_DUTY_85 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_P_C_C_R1         0
+  U1_P_C_C_N16805429  800MEG  
E_U1_P_C_C_GAIN4         U1_P_C_C_IM2
+  0 VALUE {-0.5 * V(U1_P_C_C_VERROR)}
C_U1_P_C_C_C11         0
+  U1_P_C_C_N16806342  6p IC=0 
R_U1_P_C_C_R2        
+  U1_P_C_C_N16805585 U1_P_C_C_FB_COMPP
+   60k  
X_U1_P_C_C_S8    U1_P_C_C_CLAMP_ON 0
+  U1_P_C_C_N17107807 U1_P_C_C_FB_COMPP
+  COMPENSATOR_U1_P_C_C_S8 
C_U1_P_C_C_C1         0
+  U1_P_C_C_N16805585  40p  
X_U1_P_C_C_U12        
+  U1_P_C_C_N17107807
+  U1_P_C_C_N16978790 d_d 
X_U1_P_C_C_H1    U1_P_C_C_N17032893
+  U1_P_C_C_N16805354
+  U1_P_C_C_N16805424 0
+  COMPENSATOR_U1_P_C_C_H1 
C_U1_P_C_C_C10         0
+  U1_P_C_C_N17027089  8.4p  
R_U1_P_C_C_R14        
+  U1_P_C_C_VERROR U1_P_C_C_N17046285 
+  1  
E_U1_P_C_C_E5        
+  U1_P_C_C_N17046285 0
+  U1_P_C_C_N17027089 0 1
E_U1_P_C_C_SUM2         U1_RAMP 0 VALUE 
+ {V(U1_P_C_C_IM2)+V(U1_P_C_C_IP1)}
R_U1_P_C_C_R12         0
+  U1_P_C_C_N16805354  200k  
R_U1_P_C_C_R20         0
+  U1_P_C_C_N17066893  300k  
C_U1_P_C_C_C14         U1_P_C_C_IM1 0
+   20p IC={ FASTMODE * 0.7 } 
R_U1_P_C_C_R23        
+  U1_P_C_C_V_DUTY_RISE
+  U1_P_C_C_N17054151  4100k  
X_U1_P_C_C_U11         U1_SDWN_N_C1
+  U1_P_C_C_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_P_C_C_R18        
+  U1_P_C_C_N17066893 U1_P_C_C_IM1 
+  300k  
V_U1_P_C_C_V5        
+  U1_P_C_C_N16978790
+  U1_P_C_C_N16978613 0.1
C_U1_P_C_C_C8         0
+  U1_P_C_C_N16805354  8.4p  
X_U1_P_C_C_U10         U1_CLKPH0 U1_PFM_SEL_C1
+  U1_P_C_C_SDWN U1_P_C_C_N16829840
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_P_C_C_G1        
+  U1_P_C_C_N16805429 0 U1_VREF_SS_C1 FB -20u
X_U1_P_C_C_S9    U1_P_C_C_N16829840 0
+  U1_P_C_C_N16806342 0
+  COMPENSATOR_U1_P_C_C_S9 
X_U1_SOFT_START_U57         U1_SOFT_START_N16704032 U1_SOFT_START_N16719388
+  U1_STARTUP_OVER OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_SOFT_START_V27         U1_SOFT_START_N16719319 0 1
E_U1_SOFT_START_ABM1         U1_SOFT_START_N16695949 0 VALUE {
+  LIMIT(V(U1_SOFT_START_N2153140), 0.6,0)    }
V_U1_SOFT_START_V23         U1_SOFT_START_N16703901 0 582mV
R_U1_SOFT_START_R35         U1_SOFT_START_N16695949 U1_VREF_SS_C1  1  
C_U1_SOFT_START_C17         U1_SOFT_START_N2153140 0  40nF IC={ FASTMODE * 0.6
+  } 
C_U1_SOFT_START_C18         U1_SOFT_START_N16718356 0  5nF  
V_U1_SOFT_START_V24         U1_SOFT_START_N16704307 0 1
G_U1_SOFT_START_ABMII2         0 U1_SOFT_START_N16718356 VALUE {
+  V(U1_SDWN_N_C1)*((1.85m* { FASTMODE } ) + 1.85u)    }
D_U1_SOFT_START_D2         U1_SOFT_START_N16718356 U1_SOFT_START_N16717842 D_D1
+  
D_U1_SOFT_START_D1         U1_SOFT_START_N2153140 U1_SOFT_START_N16704307 D_D1 
V_U1_SOFT_START_V26         U1_SOFT_START_N16717842 0 2
C_U1_SOFT_START_C25         U1_VREF_SS_C1 0  1n IC={ FASTMODE * 0.6 } 
X_U1_SOFT_START_U56         U1_SOFT_START_N16718356 U1_SOFT_START_N16719319
+  U1_SOFT_START_N16719388 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_SOFT_START_ABMII1         0 U1_SOFT_START_N2153140 VALUE {
+  V(U1_SDWN_N_C1)*((1586.4u* { FASTMODE } ) + 86.4u)    }
E_U1_SOFT_START_GAIN1         U1_SOFT_START_N16705752 0 VALUE {1 * V(FB)}
X_U1_SOFT_START_S1    U1_SDWN_N_C1 0 U1_SOFT_START_N2153140
+  U1_SOFT_START_N16705752 SOFT_START_U1_SOFT_START_S1 
X_U1_SOFT_START_U54         U1_VREF_SS_C1 U1_SOFT_START_N16703901
+  U1_SOFT_START_N16704032 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_B_C_U7         0 U1_B_C_N16798054 U1_HS_C1
+  U1_B_C_HS2 MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_B_C_D2         0 U1_B_C_N167873830 D_D1 
D_U1_B_C_D1         U1_B_C_N16791109 PVIN D_D1 
V_U1_B_C_V1         U1_B_C_N16769736
+  U1_B_C_N16791109 300m
X_U1_B_C_S3    U1_B_C_HS2 0 PVIN
+  U1_B_C_N16769736 BUCK_CONVERTER_U1_B_C_S3 
E_U1_B_C_ABM2         U1_B_C_N16798054 0 VALUE {
+  -0.0016677*V(PVIN)**4 + 0.026883*V(PVIN)**3 -0.16067*V(PVIN)**2 +
+  0.45038*V(PVIN) + 0.43364    }
X_U1_B_C_H1    U1_B_C_N16769736 SW U1_I_LO_C1 0
+  BUCK_CONVERTER_U1_B_C_H1 
X_U1_B_C_S4    U1_B_C_LS2 0 U1_B_C_N16769736 0
+  BUCK_CONVERTER_U1_B_C_S4 
E_U1_B_C_ABM3         U1_B_C_N16798344 0 VALUE {
+  0.001742*V(PVIN)**4 - 0.02075*V(PVIN)**3 +0.084523*V(PVIN)**2 -
+  0.10291*V(PVIN) + 0.90089    }
V_U1_B_C_V2         U1_B_C_N167873830
+  U1_B_C_N16769736 300m
X_U1_B_C_U8         0 U1_B_C_N16798344 U1_LS_C1
+  U1_B_C_LS2 MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U36         U1_CLKPH0 U1_FAULT_PROTECTION_N16785536
+  U1_FAULT_PROTECTION_N16779956 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_FAULT_PROTECTION_R3         U1_FAULT_PROTECTION_N168008801
+  U1_FAULT_PROTECTION_N16800967  1  
E_U1_FAULT_PROTECTION_ABM2         U1_FAULT_PROTECTION_N16800958 0 VALUE {
+  (V(U1_FAULT_PROTECTION_UVLO) * -170m)    }
C_U1_FAULT_PROTECTION_C4         0 U1_FAULT_PROTECTION_N16800967  1n  
E_U1_FAULT_PROTECTION_ABM4         U1_FAULT_PROTECTION_N168008801 0 VALUE {
+  (V(U1_FAULT_PROTECTION_N16800961) + 1.95)    }
C_U1_FAULT_PROTECTION_C5         0 U1_FAULT_PROTECTION_N16800961  1n  
C_U1_FAULT_PROTECTION_C1         0 U1_FAULT_PROTECTION_N16791645  {999p*
+ {SLOWMODE} + 1p}  
R_U1_FAULT_PROTECTION_R7         U1_FAULT_PROTECTION_N16800958
+  U1_FAULT_PROTECTION_N16800961  1  
X_U1_FAULT_PROTECTION_U56         U1_FAULT_PROTECTION_N16791645 EN_INT
+  U1_FAULT_PROTECTION_N16782348 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_FAULT_PROTECTION_U5         AVIN1 U1_FAULT_PROTECTION_N16800967
+  U1_FAULT_PROTECTION_UVLO COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U59         U1_I_LO_C1 U1_N16863634
+  U1_FAULT_PROTECTION_N16784982 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U37         U1_FAULT_PROTECTION_N16784982
+  U1_FAULT_PROTECTION_N16779956 U1_OCP_MODE_C1 U1_OCP_MODE_N_C1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_FAULT_PROTECTION_U9         U1_FAULT_PROTECTION_N16782348
+  U1_FAULT_PROTECTION_UVLO U1_FAULT_PROTECTION_N16805130 U1_SDWN_N_C1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_FAULT_PROTECTION_D1         U1_FAULT_PROTECTION_N16791645 EN_INT D_D1 
V_U1_FAULT_PROTECTION_V3         U1_FAULT_PROTECTION_N16805130 0  
+PULSE 0 1 {1u*SLOWMODE + 1p} 10n 10n 1000 2000
X_U1_FAULT_PROTECTION_U60         U1_N16863634 U1_I_LO_C1
+  U1_FAULT_PROTECTION_N16785536 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_FAULT_PROTECTION_R2         EN_INT U1_FAULT_PROTECTION_N16791645  288k  
V_U1_V21         U1_N16805305 0 2.75
X_U1_U50         U1_N16882524 U1_SDWN_N_C1 U1_PULSE_100N AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_ABM3         N135941 0 VALUE { IF(V(MODE) > 1, 1, 0)    }
R_R4         N135941 MODE_INT  1  
R_R3         N167768621 N16777034  1  
C_C3         0 MODE_INT  1n  
E_ABM2         N16777016 0 VALUE { (V(OUT2) * -30m)    }
E_ABM1         N107561 0 VALUE { IF(V(EN) > 1, 1, 0)    }
R_R6         PGND 0  1m  
C_C4         0 N16777034  1n  
X_S2    N16780213 0 SW 0 TPS62067_S2 
R_R2         N107561 EN_INT  1  
E_ABM4         N167768621 0 VALUE { (V(N16777022) + 0.57)    }
C_C1         0 EN_INT  1n  
C_C5         0 N16777022  1n  
R_R7         N16777016 N16777022  1  
X_U5         FB N16777034 OUT2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
.IC         V(U1_P_C_VCOUNTER16 )=0
.IC         V(U1_P_C_VCOUNTER2 )=0
.IC         V(U1_P_C_N17843510 )=0
.IC         V(U1_P_C_VCOUNTER3 )=0
.IC         V(U1_P_C_VCOUNTER )=0
.IC         V(U1_P_C_N17868842 )=0
.IC         V(U1_SOFT_START_N16718356 )=0
.IC         V(U1_FAULT_PROTECTION_N16791645 )=0
.PARAM  fastmode={1 - slowmode}
.ENDS TPS62067_TRANS
*$ 
.subckt TPS62067_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=36e6 Ron=300 Voff=0.2V Von=0.8
.ends TPS62067_S1
*$
.subckt PFM_CONTROLLER_U1_P_C_S9 1 2 3 4  
S_U1_P_C_S9         3 4 1 2 _U1_P_C_S9
RS_U1_P_C_S9         1 2 1G
.MODEL         _U1_P_C_S9 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_P_C_S9
*$
.subckt PFM_CONTROLLER_U1_P_C_S11 1 2 3 4  
S_U1_P_C_S11         3 4 1 2 _U1_P_C_S11
RS_U1_P_C_S11         1 2 1G
.MODEL         _U1_P_C_S11 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_P_C_S11
*$
.subckt PFM_CONTROLLER_U1_P_C_H2 1 2 3 4  
H_U1_P_C_H2         3 4 VH_U1_P_C_H2 1
VH_U1_P_C_H2         1 2 0V
.ends PFM_CONTROLLER_U1_P_C_H2
*$
.subckt PFM_CONTROLLER_U1_P_C_S10 1 2 3 4  
S_U1_P_C_S10         3 4 1 2 _U1_P_C_S10
RS_U1_P_C_S10         1 2 1G
.MODEL         _U1_P_C_S10 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_P_C_S10
*$
.subckt PFM_CONTROLLER_U1_P_C_S7 1 2 3 4  
S_U1_P_C_S7         3 4 1 2 _U1_P_C_S7
RS_U1_P_C_S7         1 2 1G
.MODEL         _U1_P_C_S7 VSWITCH Roff=100e6 Ron=1m Voff=0.0V
+  Von=1.0V
.ends PFM_CONTROLLER_U1_P_C_S7
*$
.subckt PFM_CONTROLLER_U1_P_C_S8 1 2 3 4  
S_U1_P_C_S8         3 4 1 2 _U1_P_C_S8
RS_U1_P_C_S8         1 2 1G
.MODEL         _U1_P_C_S8 VSWITCH Roff=10e6 Ron=10m Voff=0.2
+  Von=0.8
.ends PFM_CONTROLLER_U1_P_C_S8
*$
.subckt PFM_CONTROLLER_U1_P_C_H1 1 2 3 4  
H_U1_P_C_H1         3 4 VH_U1_P_C_H1 1
VH_U1_P_C_H1         1 2 0V
.ends PFM_CONTROLLER_U1_P_C_H1
*$
.subckt PFM_CONTROLLER_U1_P_C_S12 1 2 3 4  
S_U1_P_C_S12         3 4 1 2 _U1_P_C_S12
RS_U1_P_C_S12         1 2 1G
.MODEL         _U1_P_C_S12 VSWITCH Roff=100e6 Ron=1m Voff=0.0V
+  Von=1.0V
.ends PFM_CONTROLLER_U1_P_C_S12
*$
.subckt COMPENSATOR_U1_P_C_C_S10 1 2 3 4  
S_U1_P_C_C_S10         3 4 1 2
+  _U1_P_C_C_S10
RS_U1_P_C_C_S10         1 2 1G
.MODEL         _U1_P_C_C_S10 VSWITCH Roff=1G Ron=1
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_P_C_C_S10
*$
.subckt COMPENSATOR_U1_P_C_C_S6 1 2 3 4  
S_U1_P_C_C_S6         3 4 1 2
+  _U1_P_C_C_S6
RS_U1_P_C_C_S6         1 2 1G
.MODEL         _U1_P_C_C_S6 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.8V Von=0.4V
.ends COMPENSATOR_U1_P_C_C_S6
*$
.subckt COMPENSATOR_U1_P_C_C_S7 1 2 3 4  
S_U1_P_C_C_S7         3 4 1 2
+  _U1_P_C_C_S7
RS_U1_P_C_C_S7         1 2 1G
.MODEL         _U1_P_C_C_S7 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_P_C_C_S7
*$
.subckt COMPENSATOR_U1_P_C_C_S8 1 2 3 4  
S_U1_P_C_C_S8         3 4 1 2
+  _U1_P_C_C_S8
RS_U1_P_C_C_S8         1 2 1G
.MODEL         _U1_P_C_C_S8 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_P_C_C_S8
*$
.subckt COMPENSATOR_U1_P_C_C_H1 1 2 3 4  
H_U1_P_C_C_H1         3 4
+  VH_U1_P_C_C_H1 1.818
VH_U1_P_C_C_H1         1 2 0V
.ends COMPENSATOR_U1_P_C_C_H1
*$
.subckt COMPENSATOR_U1_P_C_C_S9 1 2 3 4  
S_U1_P_C_C_S9         3 4 1 2
+  _U1_P_C_C_S9
RS_U1_P_C_C_S9         1 2 1G
.MODEL         _U1_P_C_C_S9 VSWITCH Roff=10e6 Ron=1m
+  Voff=0.4V Von=0.8V
.ends COMPENSATOR_U1_P_C_C_S9
*$
.subckt SOFT_START_U1_SOFT_START_S1 1 2 3 4  
S_U1_SOFT_START_S1         3 4 1 2 _U1_SOFT_START_S1
RS_U1_SOFT_START_S1         1 2 1G
.MODEL         _U1_SOFT_START_S1 VSWITCH Roff=1 Ron=100e6 Voff=0.2 Von=0.8
.ends SOFT_START_U1_SOFT_START_S1
*$
.subckt BUCK_CONVERTER_U1_B_C_S3 1 2 3 4  
S_U1_B_C_S3         3 4 1 2 _U1_B_C_S3
RS_U1_B_C_S3         1 2 1G
.MODEL         _U1_B_C_S3 VSWITCH Roff=10e6 Ron=95m Voff=0 Von=1
.ends BUCK_CONVERTER_U1_B_C_S3
*$
.subckt BUCK_CONVERTER_U1_B_C_H1 1 2 3 4  
H_U1_B_C_H1         3 4 VH_U1_B_C_H1 1
VH_U1_B_C_H1         1 2 0V
.ends BUCK_CONVERTER_U1_B_C_H1
*$
.subckt BUCK_CONVERTER_U1_B_C_S4 1 2 3 4  
S_U1_B_C_S4         3 4 1 2 _U1_B_C_S4
RS_U1_B_C_S4         1 2 1G
.MODEL         _U1_B_C_S4 VSWITCH Roff=10e6 Ron=75m Voff=0 Von=1
.ends BUCK_CONVERTER_U1_B_C_S4
*$
.subckt TPS62067_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=36e6 Ron=200 Voff=0.2V Von=0.8
.ends TPS62067_S2
*$
.SUBCKT SWhyste NodeMinus NodePlus Plus Minus PARAMS: VT=3.8 VH=.2 RON=1 ROFF=10meg
S5 NodePlus NodeMinus 8 0 smoothSW
EBcrtl 8 0 Value = { IF ( V(plus)-V(minus) > V(ref), 1, 0 ) }
EBref ref1 0 Value = { IF ( V(8) > 0.5, {VT-VH}, {VT+VH} ) }
Rdel ref1 ref 100
Cdel ref 0 100p  IC={VT+VH}
Rconv1 8 0 10Meg
Rconv2 plus 0 10Meg
Rconv3 minus 0 10Meg
.model smoothSW VSWITCH (RON={RON} ROFF={ROFF} VON=1 VOFF=0)
.ends SWhyste
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT COMP_HYS INP INM HYS OUT 
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1)>0.5,-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1),1,0) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ends COMP_HYS
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$