{
  "Top": "systolic_array",
  "RtlTop": "systolic_array",
  "RtlPrefix": "",
  "RtlSubPrefix": "systolic_array_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din_a": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "din_a_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "din_a_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "din_b": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "din_b_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "din_b_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "inout",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/handengke\/HLS\/sysArray_simple\/systolic_array.zip",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=3",
      "config_export -vivado_max_timing_paths=5"
    ],
    "DirectiveTcl": [
      "set_directive_top systolic_array -name systolic_array",
      "set_directive_top systolic_array -name systolic_array"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "systolic_array"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "98",
    "Latency": "97"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "systolic_array",
    "Version": "1.0",
    "DisplayName": "Systolic_array",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_systolic_array_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/sysArray.cpp"],
    "Vhdl": [
      "impl\/vhdl\/systolic_array_control_s_axi.vhd",
      "impl\/vhdl\/systolic_array_entry_proc.vhd",
      "impl\/vhdl\/systolic_array_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/systolic_array_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/systolic_array_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/systolic_array_gmem_m_axi.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_a_vec.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_b_vec.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_pe_array_pe_a_pass.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_pe_array_pe_b_pass.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_Pipeline_1.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_Pipeline_top_inner_loop1.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.vhd",
      "impl\/vhdl\/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.vhd",
      "impl\/vhdl\/systolic_array_Loop_VITIS_LOOP_150_1_proc.vhd",
      "impl\/vhdl\/systolic_array_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/systolic_array_mul_32s_32s_32_3_1.vhd",
      "impl\/vhdl\/systolic_array_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/systolic_array_mux_42_32_1_1.vhd",
      "impl\/vhdl\/systolic_array_mux_42_32_1_1_x.vhd",
      "impl\/vhdl\/systolic_array_mux_164_32_1_1.vhd",
      "impl\/vhdl\/systolic_array_mux_165_32_1_1.vhd",
      "impl\/vhdl\/systolic_array_pe_array_pe_a_pass.vhd",
      "impl\/vhdl\/systolic_array_pe_array_pe_a_tmp.vhd",
      "impl\/vhdl\/systolic_array_pe_array_pe_val.vhd",
      "impl\/vhdl\/systolic_array_pe_array_pe_val_memcore.vhd",
      "impl\/vhdl\/systolic_array_pulse.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_1.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_pe_array_inner_loop.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_top_inner_loop1.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_top_outer_loop1.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_1.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_120_3.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_125_5.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_126_5.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_128_5.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_165_5_VITIS_LOOP_166_6.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7.vhd",
      "impl\/vhdl\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8.vhd",
      "impl\/vhdl\/systolic_array.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/systolic_array_control_s_axi.v",
      "impl\/verilog\/systolic_array_entry_proc.v",
      "impl\/verilog\/systolic_array_fifo_w64_d2_S.v",
      "impl\/verilog\/systolic_array_flow_control_loop_pipe.v",
      "impl\/verilog\/systolic_array_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/systolic_array_gmem_m_axi.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_a_vec.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_b_vec.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_pe_array_pe_a_pass.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_pe_array_pe_b_pass.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_Pipeline_1.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_Pipeline_top_inner_loop1.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.v",
      "impl\/verilog\/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v",
      "impl\/verilog\/systolic_array_Loop_VITIS_LOOP_150_1_proc.v",
      "impl\/verilog\/systolic_array_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/systolic_array_mul_32s_32s_32_3_1.v",
      "impl\/verilog\/systolic_array_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/systolic_array_mux_42_32_1_1.v",
      "impl\/verilog\/systolic_array_mux_42_32_1_1_x.v",
      "impl\/verilog\/systolic_array_mux_164_32_1_1.v",
      "impl\/verilog\/systolic_array_mux_165_32_1_1.v",
      "impl\/verilog\/systolic_array_pe_array_pe_a_pass.v",
      "impl\/verilog\/systolic_array_pe_array_pe_a_tmp.v",
      "impl\/verilog\/systolic_array_pe_array_pe_val.v",
      "impl\/verilog\/systolic_array_pe_array_pe_val_memcore.v",
      "impl\/verilog\/systolic_array_pulse.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_1.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_pe_array_inner_loop.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_top_inner_loop1.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_top_outer_loop1.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_1.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_109_4.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_109_3_VITIS_LOOP_110_4.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_120_3.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_125_5.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_126_5.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_128_5.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_142_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_152_2.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_165_5_VITIS_LOOP_166_6.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_169_5_VITIS_LOOP_170_6.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_170_5_VITIS_LOOP_171_6.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_170_7_VITIS_LOOP_171_8.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_5_VITIS_LOOP_172_6.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7.v",
      "impl\/verilog\/systolic_array_systolic_array_Pipeline_VITIS_LOOP_171_7_VITIS_LOOP_172_8.v",
      "impl\/verilog\/systolic_array.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/systolic_array_v1_0\/data\/systolic_array.mdd",
      "impl\/misc\/drivers\/systolic_array_v1_0\/data\/systolic_array.tcl",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array.c",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array.h",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_hw.h",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_linux.c",
      "impl\/misc\/drivers\/systolic_array_v1_0\/src\/xsystolic_array_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/systolic_array.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "din_a_1",
          "access": "W",
          "description": "Data signal of din_a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "din_a",
              "access": "W",
              "description": "Bit 31 to 0 of din_a"
            }]
        },
        {
          "offset": "0x14",
          "name": "din_a_2",
          "access": "W",
          "description": "Data signal of din_a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "din_a",
              "access": "W",
              "description": "Bit 63 to 32 of din_a"
            }]
        },
        {
          "offset": "0x1c",
          "name": "din_b_1",
          "access": "W",
          "description": "Data signal of din_b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "din_b",
              "access": "W",
              "description": "Bit 31 to 0 of din_b"
            }]
        },
        {
          "offset": "0x20",
          "name": "din_b_2",
          "access": "W",
          "description": "Data signal of din_b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "din_b",
              "access": "W",
              "description": "Bit 63 to 32 of din_b"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "din_a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "din_b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "din_a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "din_a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "din_b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "din_b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "systolic_array",
      "Instances": [
        {
          "ModuleName": "systolic_array_Pipeline_1",
          "InstanceName": "grp_systolic_array_Pipeline_1_fu_624"
        },
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_668"
        },
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_691"
        },
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4_fu_775"
        },
        {
          "ModuleName": "systolic_array_Pipeline_top_outer_loop1",
          "InstanceName": "grp_systolic_array_Pipeline_top_outer_loop1_fu_798"
        },
        {
          "ModuleName": "systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6",
          "InstanceName": "grp_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6_fu_890"
        }
      ]
    },
    "Info": {
      "systolic_array_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_top_outer_loop1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "systolic_array_Pipeline_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "0.823"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1284",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1700",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "1.736"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1_VITIS_LOOP_42_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1293",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "512",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_102_1_VITIS_LOOP_103_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "530",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_107_3_VITIS_LOOP_108_4",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "530",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_top_outer_loop1": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.178"
        },
        "Loops": [{
            "Name": "top_outer_loop1",
            "TripCount": "10",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "4807",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4255",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_168_5_VITIS_LOOP_169_6",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "207",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array": {
        "Latency": {
          "LatencyBest": "97",
          "LatencyAvg": "97",
          "LatencyWorst": "97",
          "PipelineII": "98",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "48",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "10748",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "8490",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-28 10:01:39 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
