{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648807913820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648807913820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  1 12:11:53 2022 " "Processing started: Fri Apr  1 12:11:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648807913820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648807913820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sigma-processor -c sigma-processor " "Command: quartus_sta sigma-processor -c sigma-processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648807913820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648807913848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sigma-processor 24 " "Ignored 24 assignments for entity \"sigma-processor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648807913872 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1648807913872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648807913923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648807913923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807913956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807913956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sigma-processor.sdc " "Synopsys Design Constraints File file not found: 'sigma-processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648807914093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK iCLK " "create_clock -period 1.000 -name iCLK iCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648807914093 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648807914093 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~4\|combout " "Node \"sPC_BRANCH\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~2\|datad " "Node \"sPC_BRANCH\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~2\|combout " "Node \"sPC_BRANCH\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~3\|datac " "Node \"sPC_BRANCH\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~3\|combout " "Node \"sPC_BRANCH\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~4\|datad " "Node \"sPC_BRANCH\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~1\|combout " "Node \"sPC_BRANCH\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~0\|datac " "Node \"sPC_BRANCH\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~0\|combout " "Node \"sPC_BRANCH\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~1\|datad " "Node \"sPC_BRANCH\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[31\]~96\|combout " "Node \"sPC_NEXT\[31\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[31\]~63\|datad " "Node \"sPC_BRANCH\[31\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[31\]~63\|combout " "Node \"sPC_BRANCH\[31\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[31\]~96\|datad " "Node \"sPC_NEXT\[31\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[30\]~61\|combout " "Node \"sPC_BRANCH\[30\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~92\|datac " "Node \"sPC_NEXT\[30\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~92\|combout " "Node \"sPC_NEXT\[30\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~94\|datad " "Node \"sPC_NEXT\[30\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~94\|combout " "Node \"sPC_NEXT\[30\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[30\]~61\|dataa " "Node \"sPC_BRANCH\[30\]~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~90\|combout " "Node \"sPC_NEXT\[29\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[29\]~59\|datab " "Node \"sPC_BRANCH\[29\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[29\]~59\|combout " "Node \"sPC_BRANCH\[29\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~88\|datad " "Node \"sPC_NEXT\[29\]~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~88\|combout " "Node \"sPC_NEXT\[29\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~90\|datac " "Node \"sPC_NEXT\[29\]~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~87\|combout " "Node \"sPC_NEXT\[28\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[28\]~57\|dataa " "Node \"sPC_BRANCH\[28\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[28\]~57\|combout " "Node \"sPC_BRANCH\[28\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~85\|datad " "Node \"sPC_NEXT\[28\]~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~85\|combout " "Node \"sPC_NEXT\[28\]~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~87\|datad " "Node \"sPC_NEXT\[28\]~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914094 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914094 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~84\|combout " "Node \"sPC_NEXT\[27\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[27\]~55\|dataa " "Node \"sPC_BRANCH\[27\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[27\]~55\|combout " "Node \"sPC_BRANCH\[27\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~82\|datac " "Node \"sPC_NEXT\[27\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~82\|combout " "Node \"sPC_NEXT\[27\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~84\|datad " "Node \"sPC_NEXT\[27\]~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~81\|combout " "Node \"sPC_NEXT\[26\]~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[26\]~53\|datab " "Node \"sPC_BRANCH\[26\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[26\]~53\|combout " "Node \"sPC_BRANCH\[26\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~80\|datad " "Node \"sPC_NEXT\[26\]~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~80\|combout " "Node \"sPC_NEXT\[26\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~81\|datad " "Node \"sPC_NEXT\[26\]~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~79\|combout " "Node \"sPC_NEXT\[25\]~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[25\]~51\|datab " "Node \"sPC_BRANCH\[25\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[25\]~51\|combout " "Node \"sPC_BRANCH\[25\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~77\|datad " "Node \"sPC_NEXT\[25\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~77\|combout " "Node \"sPC_NEXT\[25\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~79\|datad " "Node \"sPC_NEXT\[25\]~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~76\|combout " "Node \"sPC_NEXT\[24\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[24\]~49\|dataa " "Node \"sPC_BRANCH\[24\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[24\]~49\|combout " "Node \"sPC_BRANCH\[24\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~75\|datad " "Node \"sPC_NEXT\[24\]~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~75\|combout " "Node \"sPC_NEXT\[24\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~76\|datad " "Node \"sPC_NEXT\[24\]~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~74\|combout " "Node \"sPC_NEXT\[23\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[23\]~47\|datab " "Node \"sPC_BRANCH\[23\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[23\]~47\|combout " "Node \"sPC_BRANCH\[23\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~72\|datac " "Node \"sPC_NEXT\[23\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~72\|combout " "Node \"sPC_NEXT\[23\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~74\|datad " "Node \"sPC_NEXT\[23\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~71\|combout " "Node \"sPC_NEXT\[22\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[22\]~45\|datab " "Node \"sPC_BRANCH\[22\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[22\]~45\|combout " "Node \"sPC_BRANCH\[22\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~70\|datad " "Node \"sPC_NEXT\[22\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~70\|combout " "Node \"sPC_NEXT\[22\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~71\|datad " "Node \"sPC_NEXT\[22\]~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~69\|combout " "Node \"sPC_NEXT\[21\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[21\]~43\|dataa " "Node \"sPC_BRANCH\[21\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[21\]~43\|combout " "Node \"sPC_BRANCH\[21\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~67\|datad " "Node \"sPC_NEXT\[21\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~67\|combout " "Node \"sPC_NEXT\[21\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~69\|datad " "Node \"sPC_NEXT\[21\]~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~66\|combout " "Node \"sPC_NEXT\[20\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[20\]~41\|dataa " "Node \"sPC_BRANCH\[20\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[20\]~41\|combout " "Node \"sPC_BRANCH\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~64\|datad " "Node \"sPC_NEXT\[20\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~64\|combout " "Node \"sPC_NEXT\[20\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~66\|datad " "Node \"sPC_NEXT\[20\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~63\|combout " "Node \"sPC_NEXT\[19\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[19\]~39\|datab " "Node \"sPC_BRANCH\[19\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[19\]~39\|combout " "Node \"sPC_BRANCH\[19\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~61\|datad " "Node \"sPC_NEXT\[19\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~61\|combout " "Node \"sPC_NEXT\[19\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~63\|datad " "Node \"sPC_NEXT\[19\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914095 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914095 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~60\|combout " "Node \"sPC_NEXT\[18\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[18\]~37\|datab " "Node \"sPC_BRANCH\[18\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[18\]~37\|combout " "Node \"sPC_BRANCH\[18\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~59\|datad " "Node \"sPC_NEXT\[18\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~59\|combout " "Node \"sPC_NEXT\[18\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~60\|datac " "Node \"sPC_NEXT\[18\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~58\|combout " "Node \"sPC_NEXT\[17\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[17\]~35\|datab " "Node \"sPC_BRANCH\[17\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[17\]~35\|combout " "Node \"sPC_BRANCH\[17\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~56\|datad " "Node \"sPC_NEXT\[17\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~56\|combout " "Node \"sPC_NEXT\[17\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~58\|datad " "Node \"sPC_NEXT\[17\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~55\|combout " "Node \"sPC_NEXT\[16\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[16\]~33\|dataa " "Node \"sPC_BRANCH\[16\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[16\]~33\|combout " "Node \"sPC_BRANCH\[16\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~54\|datac " "Node \"sPC_NEXT\[16\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~54\|combout " "Node \"sPC_NEXT\[16\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~55\|datad " "Node \"sPC_NEXT\[16\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~53\|combout " "Node \"sPC_NEXT\[15\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[15\]~31\|dataa " "Node \"sPC_BRANCH\[15\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[15\]~31\|combout " "Node \"sPC_BRANCH\[15\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~51\|datad " "Node \"sPC_NEXT\[15\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~51\|combout " "Node \"sPC_NEXT\[15\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~53\|datad " "Node \"sPC_NEXT\[15\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~50\|combout " "Node \"sPC_NEXT\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[14\]~29\|datab " "Node \"sPC_BRANCH\[14\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[14\]~29\|combout " "Node \"sPC_BRANCH\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~48\|datad " "Node \"sPC_NEXT\[14\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~48\|combout " "Node \"sPC_NEXT\[14\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~50\|datad " "Node \"sPC_NEXT\[14\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~47\|combout " "Node \"sPC_NEXT\[13\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[13\]~27\|dataa " "Node \"sPC_BRANCH\[13\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[13\]~27\|combout " "Node \"sPC_BRANCH\[13\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~46\|datad " "Node \"sPC_NEXT\[13\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~46\|combout " "Node \"sPC_NEXT\[13\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~47\|datac " "Node \"sPC_NEXT\[13\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~45\|combout " "Node \"sPC_NEXT\[12\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[12\]~25\|datab " "Node \"sPC_BRANCH\[12\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[12\]~25\|combout " "Node \"sPC_BRANCH\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~44\|datad " "Node \"sPC_NEXT\[12\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~44\|combout " "Node \"sPC_NEXT\[12\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~45\|datac " "Node \"sPC_NEXT\[12\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~43\|combout " "Node \"sPC_NEXT\[11\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[11\]~23\|datab " "Node \"sPC_BRANCH\[11\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[11\]~23\|combout " "Node \"sPC_BRANCH\[11\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~42\|datad " "Node \"sPC_NEXT\[11\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~42\|combout " "Node \"sPC_NEXT\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~43\|datad " "Node \"sPC_NEXT\[11\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~41\|combout " "Node \"sPC_NEXT\[10\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[10\]~21\|dataa " "Node \"sPC_BRANCH\[10\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[10\]~21\|combout " "Node \"sPC_BRANCH\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~39\|datad " "Node \"sPC_NEXT\[10\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~39\|combout " "Node \"sPC_NEXT\[10\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~41\|datad " "Node \"sPC_NEXT\[10\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|combout " "Node \"sPC_NEXT\[9\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[9\]~19\|datab " "Node \"sPC_BRANCH\[9\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[9\]~19\|combout " "Node \"sPC_BRANCH\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~36\|datad " "Node \"sPC_NEXT\[9\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~36\|combout " "Node \"sPC_NEXT\[9\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|datab " "Node \"sPC_NEXT\[9\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~101\|datac " "Node \"sPC_NEXT\[9\]~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~101\|combout " "Node \"sPC_NEXT\[9\]~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|datac " "Node \"sPC_NEXT\[9\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914096 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914096 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~35\|combout " "Node \"sPC_NEXT\[8\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[8\]~17\|datab " "Node \"sPC_BRANCH\[8\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[8\]~17\|combout " "Node \"sPC_BRANCH\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~34\|datad " "Node \"sPC_NEXT\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~34\|combout " "Node \"sPC_NEXT\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~35\|datad " "Node \"sPC_NEXT\[8\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|combout " "Node \"sPC_NEXT\[7\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[7\]~15\|datab " "Node \"sPC_BRANCH\[7\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[7\]~15\|combout " "Node \"sPC_BRANCH\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~32\|datac " "Node \"sPC_NEXT\[7\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~32\|combout " "Node \"sPC_NEXT\[7\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~100\|datac " "Node \"sPC_NEXT\[7\]~100\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~100\|combout " "Node \"sPC_NEXT\[7\]~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|datac " "Node \"sPC_NEXT\[7\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|datad " "Node \"sPC_NEXT\[7\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|combout " "Node \"sPC_NEXT\[6\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[6\]~13\|datab " "Node \"sPC_BRANCH\[6\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[6\]~13\|combout " "Node \"sPC_BRANCH\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~30\|datad " "Node \"sPC_NEXT\[6\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~30\|combout " "Node \"sPC_NEXT\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~99\|datad " "Node \"sPC_NEXT\[6\]~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~99\|combout " "Node \"sPC_NEXT\[6\]~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|datac " "Node \"sPC_NEXT\[6\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|datad " "Node \"sPC_NEXT\[6\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~29\|combout " "Node \"sPC_NEXT\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[5\]~11\|datab " "Node \"sPC_BRANCH\[5\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[5\]~11\|combout " "Node \"sPC_BRANCH\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~28\|datad " "Node \"sPC_NEXT\[5\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~28\|combout " "Node \"sPC_NEXT\[5\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~29\|datad " "Node \"sPC_NEXT\[5\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|combout " "Node \"sPC_NEXT\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[4\]~9\|dataa " "Node \"sPC_BRANCH\[4\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[4\]~9\|combout " "Node \"sPC_BRANCH\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~26\|datad " "Node \"sPC_NEXT\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~26\|combout " "Node \"sPC_NEXT\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~98\|datad " "Node \"sPC_NEXT\[4\]~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~98\|combout " "Node \"sPC_NEXT\[4\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|dataa " "Node \"sPC_NEXT\[4\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|datad " "Node \"sPC_NEXT\[4\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~24\|combout " "Node \"sPC_NEXT\[3\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[3\]~7\|dataa " "Node \"sPC_BRANCH\[3\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[3\]~7\|combout " "Node \"sPC_BRANCH\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~23\|datac " "Node \"sPC_NEXT\[3\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~23\|combout " "Node \"sPC_NEXT\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~24\|datad " "Node \"sPC_NEXT\[3\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~21\|combout " "Node \"sPC_NEXT\[2\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[2\]~5\|dataa " "Node \"sPC_BRANCH\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[2\]~5\|combout " "Node \"sPC_BRANCH\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~20\|datac " "Node \"sPC_NEXT\[2\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~20\|combout " "Node \"sPC_NEXT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~21\|datac " "Node \"sPC_NEXT\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648807914097 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648807914097 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648807914100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648807914100 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648807914101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648807914104 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1648807914105 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648807914106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -92.748 " "Worst-case setup slack is -92.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -92.748           -1463.920 iCLK  " "  -92.748           -1463.920 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.148 " "Worst-case hold slack is 1.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 iCLK  " "    1.148               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.584 iCLK  " "   -3.000             -50.584 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914108 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648807914117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648807914134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648807914439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648807914480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648807914482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.280 " "Worst-case setup slack is -88.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.280           -1392.711 iCLK  " "  -88.280           -1392.711 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.079 " "Worst-case hold slack is 1.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 iCLK  " "    1.079               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.584 iCLK  " "   -3.000             -50.584 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914484 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648807914492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648807914605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648807914606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.208 " "Worst-case setup slack is -33.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.208            -516.211 iCLK  " "  -33.208            -516.211 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648807914608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.473 iCLK  " "   -3.000             -36.473 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648807914608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648807914608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648807915222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648807915224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 262 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648807915242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  1 12:11:55 2022 " "Processing ended: Fri Apr  1 12:11:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648807915242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648807915242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648807915242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648807915242 ""}
