// Seed: 414749278
module module_0 (
    input wire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_1.id_3 = 0;
  id_6(
      .id_0(1),
      .id_1(1 - 1),
      .id_2(id_2),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_1),
      .id_6(1'b0),
      .id_7((id_0)),
      .id_8(1 - {1, id_0}),
      .id_9("")
  );
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  integer id_10 (
      id_8[1],
      1'b0,
      id_1
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri0 id_4
    , id_10,
    input tri id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8
);
  assign id_8 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_6
  );
  initial begin : LABEL_0
    if (id_1 ==? 1) assume (1 !== id_6);
  end
endmodule
