

================================================================
== Vitis HLS Report for 'load_input_tile_block_from_DRAM_0_0'
================================================================
* Date:           Sat Mar 25 14:03:08 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7191|     7191|  71.910 us|  71.910 us|  7191|  7191|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ti_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ti"   --->   Operation 4 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ti_cast = zext i5 %ti_read"   --->   Operation 5 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.74ns)   --->   "%height_offset = mul i11 %ti_cast, i11 46" [utils.cpp:30]   --->   Operation 6 'mul' 'height_offset' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 7 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm"   --->   Operation 8 'read' 'in_fm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:31]   --->   Operation 9 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %shl_ln" [utils.cpp:31]   --->   Operation 10 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln31_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:31]   --->   Operation 11 'bitconcatenate' 'shl_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %shl_ln31_1" [utils.cpp:31]   --->   Operation 12 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%width_offset = add i11 %zext_ln31, i11 %zext_ln31_1" [utils.cpp:31]   --->   Operation 13 'add' 'width_offset' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i11 %width_offset" [utils.cpp:31]   --->   Operation 14 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln42 = add i11 %height_offset, i11 2045" [utils.cpp:42]   --->   Operation 15 'add' 'add_ln42' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%add_ln52 = add i12 %zext_ln31_2, i12 4093" [utils.cpp:52]   --->   Operation 16 'add' 'add_ln52' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%p_mid1122 = icmp_ugt  i11 %add_ln42, i11 735" [utils.cpp:42]   --->   Operation 17 'icmp' 'p_mid1122' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 18 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 1, void @empty_0, void @empty_16, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 20 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [utils.cpp:57]   --->   Operation 21 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	wire read operation ('ti_read') on port 'ti' [52]  (0 ns)
	'mul' operation ('height_offset', utils.cpp:30) [56]  (3.74 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln42', utils.cpp:42) [63]  (1.64 ns)
	'icmp' operation ('p_mid1122', utils.cpp:42) [65]  (1.88 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
