#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ecf3b0 .scope module, "instructionwrapperTest" "instructionwrapperTest" 2 7;
 .timescale -9 -12;
v0x1f18d60_0 .var "Instructions", 31 0;
RS_0x7f9b75bb4048 .resolv tri, L_0x1f19ea0, L_0x1f1a350, L_0x1f1a490;
v0x1f18ed0_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  3 drivers
v0x1f18f90_0 .net "Rd", 4 0, L_0x1f1a780;  1 drivers
RS_0x7f9b75bb4078 .resolv tri, L_0x1f19f40, L_0x1f1a640;
v0x1f19030_0 .net8 "Rs", 4 0, RS_0x7f9b75bb4078;  2 drivers
RS_0x7f9b75bb40a8 .resolv tri, L_0x1f1a070, L_0x1f1a6e0;
v0x1f190f0_0 .net8 "Rt", 4 0, RS_0x7f9b75bb40a8;  2 drivers
v0x1f19200_0 .net "addr", 25 0, L_0x1f1a3f0;  1 drivers
v0x1f19310_0 .net "alu_control", 0 0, v0x1f14d10_0;  1 drivers
v0x1f19400_0 .net "alu_src", 2 0, v0x1f14dd0_0;  1 drivers
v0x1f19510_0 .net "branchE", 0 0, v0x1f14ec0_0;  1 drivers
v0x1f19640_0 .net "branchNE", 0 0, v0x1f14f80_0;  1 drivers
v0x1f19730_0 .net "imm", 15 0, L_0x1f1a1a0;  1 drivers
v0x1f19840_0 .net "jump", 0 0, v0x1f15090_0;  1 drivers
v0x1f19930_0 .net "jumpLink", 0 0, v0x1f15150_0;  1 drivers
v0x1f19a20_0 .net "memToReg", 0 0, v0x1f15210_0;  1 drivers
v0x1f19b10_0 .net "mem_write", 0 0, v0x1f152d0_0;  1 drivers
v0x1f19c00_0 .net "regDst", 0 0, v0x1f15420_0;  1 drivers
v0x1f19cf0_0 .net "reg_write", 0 0, v0x1f154e0_0;  1 drivers
S_0x1ecf530 .scope module, "instructionwrapper" "instructionwrapper" 2 17, 3 7 0, S_0x1ecf3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instructions"
    .port_info 1 /OUTPUT 5 "Rs"
    .port_info 2 /OUTPUT 5 "Rd"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "shift"
    .port_info 5 /OUTPUT 16 "imm"
    .port_info 6 /OUTPUT 6 "Op"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 26 "addr"
    .port_info 9 /OUTPUT 3 "alu_src"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "jumpLink"
    .port_info 12 /OUTPUT 1 "branchE"
    .port_info 13 /OUTPUT 1 "branchNE"
    .port_info 14 /OUTPUT 1 "mem_write"
    .port_info 15 /OUTPUT 1 "alu_control"
    .port_info 16 /OUTPUT 1 "reg_write"
    .port_info 17 /OUTPUT 1 "regDst"
    .port_info 18 /OUTPUT 1 "memToReg"
v0x1f15760_0 .net "Instructions", 31 0, v0x1f18d60_0;  1 drivers
v0x1f15840_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  alias, 3 drivers
v0x1f15990_0 .net "Rd", 4 0, L_0x1f1a780;  alias, 1 drivers
v0x1f15a60_0 .net8 "Rs", 4 0, RS_0x7f9b75bb4078;  alias, 2 drivers
v0x1f15b00_0 .net8 "Rt", 4 0, RS_0x7f9b75bb40a8;  alias, 2 drivers
v0x1f15c10_0 .net "addr", 25 0, L_0x1f1a3f0;  alias, 1 drivers
v0x1f15cd0_0 .net "alu_control", 0 0, v0x1f14d10_0;  alias, 1 drivers
v0x1f15d70_0 .net "alu_src", 2 0, v0x1f14dd0_0;  alias, 1 drivers
v0x1f15e10_0 .net "branchE", 0 0, v0x1f14ec0_0;  alias, 1 drivers
v0x1f15f70_0 .net "branchNE", 0 0, v0x1f14f80_0;  alias, 1 drivers
v0x1f16040_0 .net "funct", 5 0, L_0x1f1a8c0;  1 drivers
v0x1f16110_0 .net "imm", 15 0, L_0x1f1a1a0;  alias, 1 drivers
v0x1f161e0_0 .net "jump", 0 0, v0x1f15090_0;  alias, 1 drivers
v0x1f162b0_0 .net "jumpLink", 0 0, v0x1f15150_0;  alias, 1 drivers
v0x1f16380_0 .net "memToReg", 0 0, v0x1f15210_0;  alias, 1 drivers
v0x1f16450_0 .net "mem_write", 0 0, v0x1f152d0_0;  alias, 1 drivers
v0x1f16520_0 .net "regDst", 0 0, v0x1f15420_0;  alias, 1 drivers
v0x1f166d0_0 .net "reg_write", 0 0, v0x1f154e0_0;  alias, 1 drivers
v0x1f16770_0 .net "shift", 4 0, L_0x1f1a820;  1 drivers
S_0x1ed32a0 .scope module, "instructionReadIType" "instructionReadIType" 3 22, 4 3 0, S_0x1ecf530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 5 "Rs"
    .port_info 4 /OUTPUT 5 "Rt"
v0x1ed9c10_0 .net "Instruction", 31 0, v0x1f18d60_0;  alias, 1 drivers
v0x1f134d0_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  alias, 3 drivers
v0x1f135b0_0 .net8 "Rs", 4 0, RS_0x7f9b75bb4078;  alias, 2 drivers
v0x1f136a0_0 .net8 "Rt", 4 0, RS_0x7f9b75bb40a8;  alias, 2 drivers
v0x1f13780_0 .net "imm", 15 0, L_0x1f1a1a0;  alias, 1 drivers
L_0x1f19ea0 .part v0x1f18d60_0, 26, 6;
L_0x1f19f40 .part v0x1f18d60_0, 21, 5;
L_0x1f1a070 .part v0x1f18d60_0, 16, 5;
L_0x1f1a1a0 .part v0x1f18d60_0, 0, 16;
S_0x1f13950 .scope module, "instructionReadJType" "instructionReadJType" 3 30, 5 2 0, S_0x1ecf530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 26 "addr"
v0x1f13b90_0 .net "Instruction", 31 0, v0x1f18d60_0;  alias, 1 drivers
v0x1f13c70_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  alias, 3 drivers
v0x1f13d40_0 .net "addr", 25 0, L_0x1f1a3f0;  alias, 1 drivers
L_0x1f1a350 .part v0x1f18d60_0, 26, 6;
L_0x1f1a3f0 .part v0x1f18d60_0, 0, 26;
S_0x1f13e90 .scope module, "instructionReadRType" "instructionReadRType" 3 36, 6 1 0, S_0x1ecf530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 5 "Rs"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "Rd"
    .port_info 5 /OUTPUT 5 "shift"
    .port_info 6 /OUTPUT 6 "funct"
v0x1f14180_0 .net "Instruction", 31 0, v0x1f18d60_0;  alias, 1 drivers
v0x1f14270_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  alias, 3 drivers
v0x1f14380_0 .net "Rd", 4 0, L_0x1f1a780;  alias, 1 drivers
v0x1f14440_0 .net8 "Rs", 4 0, RS_0x7f9b75bb4078;  alias, 2 drivers
v0x1f14500_0 .net8 "Rt", 4 0, RS_0x7f9b75bb40a8;  alias, 2 drivers
v0x1f145f0_0 .net "funct", 5 0, L_0x1f1a8c0;  alias, 1 drivers
v0x1f146b0_0 .net "shift", 4 0, L_0x1f1a820;  alias, 1 drivers
L_0x1f1a490 .part v0x1f18d60_0, 26, 6;
L_0x1f1a640 .part v0x1f18d60_0, 21, 5;
L_0x1f1a6e0 .part v0x1f18d60_0, 16, 5;
L_0x1f1a780 .part v0x1f18d60_0, 11, 5;
L_0x1f1a820 .part v0x1f18d60_0, 6, 5;
L_0x1f1a8c0 .part v0x1f18d60_0, 0, 6;
S_0x1f148b0 .scope module, "instructiondecode" "instructiondecode" 3 46, 7 33 0, S_0x1ecf530;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /OUTPUT 3 "alu_src"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "jumpLink"
    .port_info 4 /OUTPUT 1 "branchE"
    .port_info 5 /OUTPUT 1 "branchNE"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_control"
    .port_info 8 /OUTPUT 1 "reg_write"
    .port_info 9 /OUTPUT 1 "regDst"
    .port_info 10 /OUTPUT 1 "memToReg"
v0x1f14c30_0 .net8 "Op", 5 0, RS_0x7f9b75bb4048;  alias, 3 drivers
v0x1f14d10_0 .var "alu_control", 0 0;
v0x1f14dd0_0 .var "alu_src", 2 0;
v0x1f14ec0_0 .var "branchE", 0 0;
v0x1f14f80_0 .var "branchNE", 0 0;
v0x1f15090_0 .var "jump", 0 0;
v0x1f15150_0 .var "jumpLink", 0 0;
v0x1f15210_0 .var "memToReg", 0 0;
v0x1f152d0_0 .var "mem_write", 0 0;
v0x1f15420_0 .var "regDst", 0 0;
v0x1f154e0_0 .var "reg_write", 0 0;
E_0x1f14090 .event edge, v0x1f134d0_0;
S_0x1f169d0 .scope task, "testValuesA" "testValuesA" 2 37, 2 37 0, S_0x1ecf3b0;
 .timescale -9 -12;
v0x1f16b50_0 .var "Op", 5 0;
v0x1f16bf0_0 .var "exp_Op", 5 0;
TD_instructionwrapperTest.testValuesA ;
    %load/vec4 v0x1f16b50_0;
    %load/vec4 v0x1f16bf0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 41 "$display", "Correct OP code" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 44 "$display", "Incorrect OP code:" {0 0 0};
    %vpi_call 2 45 "$display", v0x1f16b50_0 {0 0 0};
T_0.1 ;
    %end;
S_0x1f16c90 .scope task, "testValuesB" "testValuesB" 2 50, 2 50 0, S_0x1ecf3b0;
 .timescale -9 -12;
v0x1f16e90_0 .var "Rd", 4 0;
v0x1f16f70_0 .var "Rs", 4 0;
v0x1f17050_0 .var "Rt", 4 0;
v0x1f17140_0 .var "exp_imm", 15 0;
v0x1f17220_0 .var "exp_rd", 4 0;
v0x1f17350_0 .var "exp_rs", 4 0;
v0x1f17430_0 .var "exp_rt", 4 0;
v0x1f17510_0 .var "imm", 15 0;
TD_instructionwrapperTest.testValuesB ;
    %load/vec4 v0x1f16f70_0;
    %load/vec4 v0x1f17350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f17050_0;
    %load/vec4 v0x1f17430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f16e90_0;
    %load/vec4 v0x1f17220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f17510_0;
    %load/vec4 v0x1f17140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 55 "$display", "Correct RS, RT, imm, and RD" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 58 "$display", "Incorrect RS, RT, imm and RD:" {0 0 0};
    %vpi_call 2 59 "$display", v0x1f16f70_0 {0 0 0};
    %vpi_call 2 60 "$display", v0x1f17050_0 {0 0 0};
    %vpi_call 2 61 "$display", v0x1f17510_0 {0 0 0};
    %vpi_call 2 62 "$display", v0x1f16e90_0 {0 0 0};
T_1.3 ;
    %end;
S_0x1f175f0 .scope task, "testValuesC" "testValuesC" 2 66, 2 66 0, S_0x1ecf3b0;
 .timescale -9 -12;
v0x1f177c0_0 .var "addr", 25 0;
v0x1f178c0_0 .var "alu_src", 0 0;
v0x1f17980_0 .var "exp_addr", 25 0;
v0x1f17a40_0 .var "exp_alu_src", 0 0;
v0x1f17b00_0 .var "exp_jump", 0 0;
v0x1f17c10_0 .var "exp_jumpLink", 0 0;
v0x1f17cd0_0 .var "jump", 0 0;
v0x1f17d90_0 .var "jumpLink", 0 0;
TD_instructionwrapperTest.testValuesC ;
    %load/vec4 v0x1f177c0_0;
    %load/vec4 v0x1f17980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f178c0_0;
    %load/vec4 v0x1f17a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f17cd0_0;
    %load/vec4 v0x1f17b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f17d90_0;
    %load/vec4 v0x1f17c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 71 "$display", "Correct addr, alu_src, jump, jumpLink " {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 74 "$display", "Incorrect addr, alu_src, jump, jumpLink:" {0 0 0};
    %vpi_call 2 75 "$display", v0x1f177c0_0 {0 0 0};
    %vpi_call 2 76 "$display", v0x1f178c0_0 {0 0 0};
    %vpi_call 2 77 "$display", v0x1f17cd0_0 {0 0 0};
    %vpi_call 2 78 "$display", v0x1f17d90_0 {0 0 0};
T_2.5 ;
    %end;
S_0x1f17e50 .scope task, "testValuesD" "testValuesD" 2 83, 2 83 0, S_0x1ecf3b0;
 .timescale -9 -12;
v0x1f18070_0 .var "alu_control", 0 0;
v0x1f18150_0 .var "branchE", 0 0;
v0x1f18210_0 .var "branchNE", 0 0;
v0x1f182b0_0 .var "exp_alu_control", 0 0;
v0x1f18370_0 .var "exp_branchE", 0 0;
v0x1f18480_0 .var "exp_branchNE", 0 0;
v0x1f18540_0 .var "exp_mem_write", 0 0;
v0x1f18600_0 .var "mem_write", 0 0;
TD_instructionwrapperTest.testValuesD ;
    %load/vec4 v0x1f18150_0;
    %load/vec4 v0x1f18370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f18210_0;
    %load/vec4 v0x1f18480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f18600_0;
    %load/vec4 v0x1f18540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f18070_0;
    %load/vec4 v0x1f182b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 2 87 "$display", "Correct branchE, branchNE, mem_write, alu_control  " {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 90 "$display", "IncorrectbranchE, branchNE, mem_write, alu_control" {0 0 0};
    %vpi_call 2 91 "$display", v0x1f18150_0 {0 0 0};
    %vpi_call 2 92 "$display", v0x1f18210_0 {0 0 0};
    %vpi_call 2 93 "$display", v0x1f18600_0 {0 0 0};
    %vpi_call 2 94 "$display", v0x1f18070_0 {0 0 0};
T_3.7 ;
    %end;
S_0x1f186c0 .scope task, "testValuesE" "testValuesE" 2 99, 2 99 0, S_0x1ecf3b0;
 .timescale -9 -12;
v0x1f18890_0 .var "exp_memToReg", 0 0;
v0x1f18970_0 .var "exp_regDst", 0 0;
v0x1f18a30_0 .var "exp_reg_write", 0 0;
v0x1f18ad0_0 .var "memToReg", 0 0;
v0x1f18b90_0 .var "regDst", 0 0;
v0x1f18ca0_0 .var "reg_write", 0 0;
TD_instructionwrapperTest.testValuesE ;
    %load/vec4 v0x1f18ca0_0;
    %load/vec4 v0x1f18a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f18b90_0;
    %load/vec4 v0x1f18970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f18ad0_0;
    %load/vec4 v0x1f18890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 103 "$display", "Correct reg_write, regDst, memToReg  " {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 106 "$display", "Incorrect reg_write, regDst, memToReg" {0 0 0};
    %vpi_call 2 107 "$display", v0x1f18ca0_0 {0 0 0};
    %vpi_call 2 108 "$display", v0x1f18b90_0 {0 0 0};
    %vpi_call 2 109 "$display", v0x1f18ad0_0 {0 0 0};
T_4.9 ;
    %end;
    .scope S_0x1f148b0;
T_5 ;
    %wait E_0x1f14090;
    %load/vec4 v0x1f14c30_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f14f80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f14dd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f14d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f154e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f15210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f15420_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ecf3b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f18d60_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1f16bf0_0, 0, 6;
    %load/vec4 v0x1f18ed0_0;
    %store/vec4 v0x1f16b50_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x1f169d0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1f17350_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1f17430_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1f17220_0, 0, 5;
    %load/vec4 v0x1f19030_0;
    %store/vec4 v0x1f16f70_0, 0, 5;
    %load/vec4 v0x1f190f0_0;
    %store/vec4 v0x1f17050_0, 0, 5;
    %load/vec4 v0x1f18f90_0;
    %store/vec4 v0x1f16e90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f17140_0, 0, 16;
    %load/vec4 v0x1f19730_0;
    %store/vec4 v0x1f17510_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x1f16c90;
    %join;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x1f17980_0, 0, 26;
    %load/vec4 v0x1f19200_0;
    %store/vec4 v0x1f177c0_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f17cd0_0, 0, 1;
    %load/vec4 v0x1f19840_0;
    %store/vec4 v0x1f17d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f17b00_0, 0, 1;
    %load/vec4 v0x1f19930_0;
    %store/vec4 v0x1f17c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f178c0_0, 0, 1;
    %load/vec4 v0x1f19400_0;
    %pad/u 1;
    %store/vec4 v0x1f17a40_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x1f175f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18150_0, 0, 1;
    %load/vec4 v0x1f19510_0;
    %store/vec4 v0x1f18210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18600_0, 0, 1;
    %load/vec4 v0x1f19640_0;
    %store/vec4 v0x1f18070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18370_0, 0, 1;
    %load/vec4 v0x1f19b10_0;
    %store/vec4 v0x1f18480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18540_0, 0, 1;
    %load/vec4 v0x1f19310_0;
    %store/vec4 v0x1f182b0_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x1f17e50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18ca0_0, 0, 1;
    %load/vec4 v0x1f19cf0_0;
    %store/vec4 v0x1f18b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18ad0_0, 0, 1;
    %load/vec4 v0x1f19c00_0;
    %store/vec4 v0x1f18a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18970_0, 0, 1;
    %load/vec4 v0x1f19a20_0;
    %store/vec4 v0x1f18890_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x1f186c0;
    %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "instructionwrapper.t.v";
    "./instructionwrapper.v";
    "./instructionReadIType.v";
    "./instructionReadJType.v";
    "./instructionReadRType.v";
    "./instructiondecode.v";
