TimeQuest Timing Analyzer report for M3
Sun Jun 21 12:07:03 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Setup Transfers
 26. Hold Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Sun Jun 21 12:07:02 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 41.94 MHz ; 41.94 MHz       ; FPGA_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -13.846 ; -1982.161     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.376 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.231 ; 0.000         ;
+----------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.846 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.912     ;
; -13.760 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.826     ;
; -13.587 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.653     ;
; -13.570 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.636     ;
; -13.537 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.603     ;
; -13.524 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.590     ;
; -13.515 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.581     ;
; -13.508 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.574     ;
; -13.508 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.574     ;
; -13.506 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.572     ;
; -13.502 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.571     ;
; -13.501 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.567     ;
; -13.492 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.561     ;
; -13.484 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.550     ;
; -13.451 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.517     ;
; -13.438 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.504     ;
; -13.429 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.495     ;
; -13.422 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.488     ;
; -13.422 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.488     ;
; -13.420 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.486     ;
; -13.416 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.485     ;
; -13.406 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.475     ;
; -13.398 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.464     ;
; -13.326 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.356     ;
; -13.312 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.378     ;
; -13.311 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.377     ;
; -13.261 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.327     ;
; -13.250 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.280     ;
; -13.248 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.314     ;
; -13.240 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.270     ;
; -13.239 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.305     ;
; -13.232 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.298     ;
; -13.232 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.298     ;
; -13.230 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.296     ;
; -13.226 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.292     ;
; -13.226 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.295     ;
; -13.225 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.291     ;
; -13.219 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.249     ;
; -13.216 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[92] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.285     ;
; -13.193 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[34]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.223     ;
; -13.190 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[31]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.220     ;
; -13.175 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.241     ;
; -13.166 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[0]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.235     ;
; -13.164 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.194     ;
; -13.162 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.228     ;
; -13.154 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.184     ;
; -13.153 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.219     ;
; -13.149 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.218     ;
; -13.146 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.212     ;
; -13.146 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.212     ;
; -13.144 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.213     ;
; -13.144 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.210     ;
; -13.143 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.212     ;
; -13.143 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.212     ;
; -13.140 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[87] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.206     ;
; -13.140 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.209     ;
; -13.139 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.205     ;
; -13.137 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.206     ;
; -13.134 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.203     ;
; -13.133 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.163     ;
; -13.130 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[91] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.199     ;
; -13.127 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[94] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.196     ;
; -13.107 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[34]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.137     ;
; -13.104 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[31]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.134     ;
; -13.089 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.155     ;
; -13.088 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[30]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.118     ;
; -13.080 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[0]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.149     ;
; -13.078 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[28]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.108     ;
; -13.076 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.142     ;
; -13.067 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.133     ;
; -13.063 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[16] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.132     ;
; -13.060 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.126     ;
; -13.060 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.126     ;
; -13.058 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[12] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.127     ;
; -13.058 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.124     ;
; -13.057 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[9]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.126     ;
; -13.057 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[10] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.126     ;
; -13.056 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[32]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[56]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.086     ;
; -13.054 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[86] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.120     ;
; -13.054 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.123     ;
; -13.053 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.119     ;
; -13.051 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[14] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.120     ;
; -13.048 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[11] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.117     ;
; -13.047 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[29]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.077     ;
; -13.044 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[15] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[90] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.113     ;
; -13.041 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[93] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.110     ;
; -13.021 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[34]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.051     ;
; -13.018 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[31]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[54]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.048     ;
; -13.003 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[8]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.069     ;
; -13.002 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[30]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.032     ;
; -12.990 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[6]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.056     ;
; -12.981 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[4]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.047     ;
; -12.974 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[1]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.040     ;
; -12.974 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[2]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.040     ;
; -12.972 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[5]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.038     ;
; -12.970 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[32]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[55]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 23.000     ;
; -12.968 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[3]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[85] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.034     ;
; -12.968 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[89] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 23.037     ;
; -12.967 ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[7]  ; processor:inst3|mult_57_38_dsp:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_o1r2:auto_generated|ded_mult_dd81:ded_mult1|external_mult_registers[88] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 23.033     ;
; -12.964 ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[33]  ; processor:inst3|mult_40_17:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_fqq2:auto_generated|ded_mult_i281:ded_mult1|external_mult_registers[53]    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 22.994     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[2]  ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[3] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.799      ; 1.481      ;
; 0.433 ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[0]  ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.319      ; 1.058      ;
; 0.487 ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[19] ; processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[8] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.799      ; 1.592      ;
; 0.499 ; host_itf:inst2|seg_clk                                   ; host_itf:inst2|seg_clk                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.IDLE                               ; processor:inst3|state.IDLE                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.RUNNING                            ; processor:inst3|state.RUNNING                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[19]                              ; processor:inst3|cnt_clk[19]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[18]                              ; processor:inst3|cnt_clk[18]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[21]                              ; processor:inst3|cnt_clk[21]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[20]                              ; processor:inst3|cnt_clk[20]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[23]                              ; processor:inst3|cnt_clk[23]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[22]                              ; processor:inst3|cnt_clk[22]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[16]                              ; processor:inst3|cnt_clk[16]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[17]                              ; processor:inst3|cnt_clk[17]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[2]                               ; processor:inst3|cnt_clk[2]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[3]                               ; processor:inst3|cnt_clk[3]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[6]                               ; processor:inst3|cnt_clk[6]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[7]                               ; processor:inst3|cnt_clk[7]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[5]                               ; processor:inst3|cnt_clk[5]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[4]                               ; processor:inst3|cnt_clk[4]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[1]                               ; processor:inst3|cnt_clk[1]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[0]                               ; processor:inst3|cnt_clk[0]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[9]                               ; processor:inst3|cnt_clk[9]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[8]                               ; processor:inst3|cnt_clk[8]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[15]                              ; processor:inst3|cnt_clk[15]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[14]                              ; processor:inst3|cnt_clk[14]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[10]                              ; processor:inst3|cnt_clk[10]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[11]                              ; processor:inst3|cnt_clk[11]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[12]                              ; processor:inst3|cnt_clk[12]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[13]                              ; processor:inst3|cnt_clk[13]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[29]                              ; processor:inst3|cnt_clk[29]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[28]                              ; processor:inst3|cnt_clk[28]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[26]                              ; processor:inst3|cnt_clk[26]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[27]                              ; processor:inst3|cnt_clk[27]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[24]                              ; processor:inst3|cnt_clk[24]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[25]                              ; processor:inst3|cnt_clk[25]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[31]                              ; processor:inst3|cnt_clk[31]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[30]                              ; processor:inst3|cnt_clk[30]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[40]                                  ; processor:inst3|sum[40]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[56]                                  ; processor:inst3|sum[56]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[24]                                  ; processor:inst3|sum[24]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[8]                                   ; processor:inst3|sum[8]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[40]                              ; processor:inst3|pow_sum[40]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[8]                               ; processor:inst3|pow_sum[8]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[56]                              ; processor:inst3|pow_sum[56]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[24]                              ; processor:inst3|pow_sum[24]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[55]                                  ; processor:inst3|sum[55]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[7]                                   ; processor:inst3|sum[7]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[23]                                  ; processor:inst3|sum[23]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[51]                                  ; processor:inst3|sum[51]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[19]                                  ; processor:inst3|sum[19]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[3]                                   ; processor:inst3|sum[3]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[17]                                  ; processor:inst3|sum[17]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[1]                                   ; processor:inst3|sum[1]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[33]                                  ; processor:inst3|sum[33]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[49]                                  ; processor:inst3|sum[49]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[23]                              ; processor:inst3|pow_sum[23]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[55]                              ; processor:inst3|pow_sum[55]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[39]                              ; processor:inst3|pow_sum[39]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[39]                                  ; processor:inst3|sum[39]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[54]                                  ; processor:inst3|sum[54]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[6]                                   ; processor:inst3|sum[6]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[22]                                  ; processor:inst3|sum[22]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[35]                                  ; processor:inst3|sum[35]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[3]                               ; processor:inst3|pow_sum[3]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[35]                              ; processor:inst3|pow_sum[35]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[51]                              ; processor:inst3|pow_sum[51]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[49]                              ; processor:inst3|pow_sum[49]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[17]                              ; processor:inst3|pow_sum[17]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[50]                                  ; processor:inst3|sum[50]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[34]                                  ; processor:inst3|sum[34]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[2]                                   ; processor:inst3|sum[2]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[16]                                  ; processor:inst3|sum[16]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[32]                                  ; processor:inst3|sum[32]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[48]                                  ; processor:inst3|sum[48]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[7]                               ; processor:inst3|pow_sum[7]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[38]                                  ; processor:inst3|sum[38]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[38]                              ; processor:inst3|pow_sum[38]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[54]                              ; processor:inst3|pow_sum[54]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[6]                               ; processor:inst3|pow_sum[6]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[22]                              ; processor:inst3|pow_sum[22]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[21]                                  ; processor:inst3|sum[21]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[5]                                   ; processor:inst3|sum[5]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[37]                                  ; processor:inst3|sum[37]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[19]                              ; processor:inst3|pow_sum[19]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[33]                              ; processor:inst3|pow_sum[33]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[1]                               ; processor:inst3|pow_sum[1]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[18]                                  ; processor:inst3|sum[18]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[50]                              ; processor:inst3|pow_sum[50]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[2]                               ; processor:inst3|pow_sum[2]                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[18]                              ; processor:inst3|pow_sum[18]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[0]                                   ; processor:inst3|sum[0]                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[32]                              ; processor:inst3|pow_sum[32]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[48]                              ; processor:inst3|pow_sum[48]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[16]                              ; processor:inst3|pow_sum[16]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[36]                                  ; processor:inst3|sum[36]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[20]                                  ; processor:inst3|sum[20]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|sum[53]                                  ; processor:inst3|sum[53]                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[21]                              ; processor:inst3|pow_sum[21]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pow_sum[53]                              ; processor:inst3|pow_sum[53]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_3 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_3  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1 ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.445 ; 13.445 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 7.994  ; 7.994  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 7.716  ; 7.716  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 14.455 ; 14.455 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 13.592 ; 13.592 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 12.112 ; 12.112 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 11.333 ; 11.333 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 11.485 ; 11.485 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 11.972 ; 11.972 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 13.362 ; 13.362 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 13.177 ; 13.177 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 13.385 ; 13.385 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 13.211 ; 13.211 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 13.125 ; 13.125 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 14.321 ; 14.321 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 14.259 ; 14.259 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 12.221 ; 12.221 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 12.145 ; 12.145 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 14.455 ; 14.455 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 14.297 ; 14.297 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 14.095 ; 14.095 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 13.848 ; 13.848 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 14.014 ; 14.014 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 14.447 ; 14.447 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[20] ; FPGA_CLK   ; 12.490 ; 12.490 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -7.494 ; -7.494 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 1.077  ; 1.077  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -4.015 ; -4.015 ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.461 ; -5.461 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -8.606 ; -8.606 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -5.961 ; -5.961 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.742 ; -6.742 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.461 ; -5.461 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -6.028 ; -6.028 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -8.376 ; -8.376 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -8.191 ; -8.191 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -8.399 ; -8.399 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -8.225 ; -8.225 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -8.139 ; -8.139 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.335 ; -9.335 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.273 ; -9.273 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -6.273 ; -6.273 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -6.500 ; -6.500 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.469 ; -9.469 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -9.311 ; -9.311 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -9.109 ; -9.109 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -8.862 ; -8.862 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -9.028 ; -9.028 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -9.461 ; -9.461 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[20] ; FPGA_CLK   ; -8.789 ; -8.789 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 10.432 ; 10.432 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 10.432 ; 10.432 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 9.472  ; 9.472  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 9.569  ; 9.569  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 9.509  ; 9.509  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 9.504  ; 9.504  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.325  ; 9.325  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.574  ; 8.574  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 9.121  ; 9.121  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.766  ; 8.766  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 9.932  ; 9.932  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.723  ; 8.723  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.776  ; 8.776  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.790  ; 8.790  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 8.312  ; 8.312  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.311  ; 8.311  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.914  ; 7.914  ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.914  ; 7.914  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 10.432 ; 10.432 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 9.472  ; 9.472  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 9.569  ; 9.569  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 9.509  ; 9.509  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 9.504  ; 9.504  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.325  ; 9.325  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.574  ; 8.574  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 9.121  ; 9.121  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.766  ; 8.766  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 9.932  ; 9.932  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.723  ; 8.723  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.776  ; 8.776  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.790  ; 8.790  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 8.312  ; 8.312  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.311  ; 8.311  ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.914  ; 7.914  ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.191 ; 12.191 ; 12.191 ; 12.191 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.820 ; 11.820 ; 11.820 ; 11.820 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.820 ; 11.820 ; 11.820 ; 11.820 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.179 ; 12.179 ; 12.179 ; 12.179 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.759 ; 11.759 ; 11.759 ; 11.759 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[10] ; 11.773 ; 11.773 ; 11.773 ; 11.773 ;
; CPLD_0     ; XM0_DATA[11] ; 11.773 ; 11.773 ; 11.773 ; 11.773 ;
; CPLD_0     ; XM0_DATA[12] ; 12.191 ; 12.191 ; 12.191 ; 12.191 ;
; CPLD_0     ; XM0_DATA[13] ; 11.711 ; 11.711 ; 11.711 ; 11.711 ;
; CPLD_0     ; XM0_DATA[14] ; 11.779 ; 11.779 ; 11.779 ; 11.779 ;
; CPLD_0     ; XM0_DATA[15] ; 11.731 ; 11.731 ; 11.731 ; 11.731 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.320  ; 6.320  ; 6.320  ; 6.320  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[2]  ; 5.949  ; 5.949  ; 5.949  ; 5.949  ;
; XM0OEN     ; XM0_DATA[3]  ; 5.949  ; 5.949  ; 5.949  ; 5.949  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.308  ; 6.308  ; 6.308  ; 6.308  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.919  ; 5.919  ; 5.919  ; 5.919  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.919  ; 5.919  ; 5.919  ; 5.919  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.888  ; 5.888  ; 5.888  ; 5.888  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[10] ; 5.902  ; 5.902  ; 5.902  ; 5.902  ;
; XM0OEN     ; XM0_DATA[11] ; 5.902  ; 5.902  ; 5.902  ; 5.902  ;
; XM0OEN     ; XM0_DATA[12] ; 6.320  ; 6.320  ; 6.320  ; 6.320  ;
; XM0OEN     ; XM0_DATA[13] ; 5.840  ; 5.840  ; 5.840  ; 5.840  ;
; XM0OEN     ; XM0_DATA[14] ; 5.908  ; 5.908  ; 5.908  ; 5.908  ;
; XM0OEN     ; XM0_DATA[15] ; 5.860  ; 5.860  ; 5.860  ; 5.860  ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.191 ; 12.191 ; 12.191 ; 12.191 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.820 ; 11.820 ; 11.820 ; 11.820 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.820 ; 11.820 ; 11.820 ; 11.820 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.179 ; 12.179 ; 12.179 ; 12.179 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.759 ; 11.759 ; 11.759 ; 11.759 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; CPLD_0     ; XM0_DATA[10] ; 11.773 ; 11.773 ; 11.773 ; 11.773 ;
; CPLD_0     ; XM0_DATA[11] ; 11.773 ; 11.773 ; 11.773 ; 11.773 ;
; CPLD_0     ; XM0_DATA[12] ; 12.191 ; 12.191 ; 12.191 ; 12.191 ;
; CPLD_0     ; XM0_DATA[13] ; 11.711 ; 11.711 ; 11.711 ; 11.711 ;
; CPLD_0     ; XM0_DATA[14] ; 11.779 ; 11.779 ; 11.779 ; 11.779 ;
; CPLD_0     ; XM0_DATA[15] ; 11.731 ; 11.731 ; 11.731 ; 11.731 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.320  ; 6.320  ; 6.320  ; 6.320  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[2]  ; 5.949  ; 5.949  ; 5.949  ; 5.949  ;
; XM0OEN     ; XM0_DATA[3]  ; 5.949  ; 5.949  ; 5.949  ; 5.949  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.308  ; 6.308  ; 6.308  ; 6.308  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.919  ; 5.919  ; 5.919  ; 5.919  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.919  ; 5.919  ; 5.919  ; 5.919  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.888  ; 5.888  ; 5.888  ; 5.888  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.680  ; 6.680  ; 6.680  ; 6.680  ;
; XM0OEN     ; XM0_DATA[10] ; 5.902  ; 5.902  ; 5.902  ; 5.902  ;
; XM0OEN     ; XM0_DATA[11] ; 5.902  ; 5.902  ; 5.902  ; 5.902  ;
; XM0OEN     ; XM0_DATA[12] ; 6.320  ; 6.320  ; 6.320  ; 6.320  ;
; XM0OEN     ; XM0_DATA[13] ; 5.840  ; 5.840  ; 5.840  ; 5.840  ;
; XM0OEN     ; XM0_DATA[14] ; 5.908  ; 5.908  ; 5.908  ; 5.908  ;
; XM0OEN     ; XM0_DATA[15] ; 5.860  ; 5.860  ; 5.860  ; 5.860  ;
+------------+--------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.412 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.892 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.521 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.521 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.880 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.491 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.491 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.460 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.474 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.474 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.892 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.412 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.480 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.432 ;      ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+---------------+------------+-------+------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.412 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.892 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.521 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.521 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.880 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.491 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.491 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.460 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.252 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.474 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.474 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.892 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.412 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.480 ;      ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.432 ;      ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.412     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.892     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.521     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.521     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.880     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.491     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.491     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.460     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.474     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.474     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.892     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.412     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.480     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.432     ;           ; Rise       ; FPGA_CLK        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.412     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.892     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.521     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.521     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.880     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.491     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.491     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.460     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.252     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.474     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.474     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.892     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.412     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.480     ;           ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.432     ;           ; Rise       ; FPGA_CLK        ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 4082  ; 4082 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun Jun 21 12:07:00 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst3|box_muller|sl0|x[15]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[14]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[13]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[11]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[10]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[12]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[14]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[13]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[9]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[7]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[8]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[12]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[11]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[10]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[9]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[6]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[4]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[5]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[8]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[1]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[3]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[2]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[7]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[6]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[1]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[2]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[3]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[4]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[5]|combout" is a latch
    Warning: Node "inst3|box_muller|sl0|x[0]|combout" is a latch
    Warning: Node "inst3|box_muller|cos0|x[0]|combout" is a latch
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst2|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: processor:inst3|BoxMuller:box_muller|LSFR:lsfr0|data[11] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -13.846
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -13.846     -1982.161 FPGA_CLK 
Info: Worst-case hold slack is 0.376
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.376         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 2.231
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.231         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Sun Jun 21 12:07:02 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


