
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003623                       # Number of seconds simulated
sim_ticks                                  3623202078                       # Number of ticks simulated
final_tick                               533194546332                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174478                       # Simulator instruction rate (inst/s)
host_op_rate                                   221152                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 312460                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885696                       # Number of bytes of host memory used
host_seconds                                 11595.73                       # Real time elapsed on the host
sim_insts                                  2023203583                       # Number of instructions simulated
sim_ops                                    2564417116                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       513920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       385152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               910208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       241792                       # Number of bytes written to this memory
system.physmem.bytes_written::total            241792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4015                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3009                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7111                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1889                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1889                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1554426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    141841385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1519098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106301551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251216460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1554426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1519098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3073524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66734340                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66734340                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66734340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1554426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    141841385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1519098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106301551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              317950800                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8688735                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088435                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535587                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206986                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1259910                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195151                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299740                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8838                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16807287                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088435                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494891                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040133                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        746756                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633936                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8497021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.426745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4898150     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355073      4.18%     61.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336064      3.96%     65.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315845      3.72%     69.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261173      3.07%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188343      2.22%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135154      1.59%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209718      2.47%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797501     21.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8497021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355453                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.934377                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478027                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       713180                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437866                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41816                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826129                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496939                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19970294                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10428                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826129                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660119                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         355057                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77383                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290953                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287377                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19373028                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155328                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858775                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90247976                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90247976                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063605                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3647                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703370                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23547                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412714                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612604                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23130                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5720428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17473771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8497021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719733                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3016248     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712776     20.16%     55.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353904     15.93%     71.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816931      9.61%     81.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834852      9.83%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379810      4.47%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244986      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67259      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70255      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8497021                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64112     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21212     19.27%     77.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24760     22.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016769     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200512      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545468     10.58%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848261      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612604                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.681787                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110084                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007533                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37855440                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23776859                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14722688                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45336                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668008                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234298                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826129                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         267744                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14256                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056213                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900370                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016271                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1896                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1422                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238892                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370539                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466231                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242062                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301079                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019330                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834848                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653928                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250393                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202825                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902435                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638886                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369555                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817843                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206141                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7670892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3082205     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048426     26.70%     66.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849321     11.07%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431217      5.62%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450085      5.87%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226610      2.95%     92.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154816      2.02%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89509      1.17%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338703      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7670892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014334                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232362                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009333                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240448                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338703                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25389068                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36940772                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 191714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868873                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868873                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150916                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150916                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64958545                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484182                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18744490                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3252                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8688735                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3116381                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2537682                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208209                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1260375                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1203277                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329496                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9217                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3102676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17190377                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3116381                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1532773                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3783476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1120967                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        689548                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1519885                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8484628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4701152     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330660      3.90%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          268760      3.17%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          648349      7.64%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174640      2.06%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234573      2.76%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160658      1.89%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95223      1.12%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1870613     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8484628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358669                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978467                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3239066                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       675091                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3638634                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23236                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        908599                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529295                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20602607                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        908599                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3476567                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112578                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       220181                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3419479                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       347219                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19872001                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          235                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138792                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       112822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27780105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92777928                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92777928                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17057053                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10723052                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4207                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2540                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           973217                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1871554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       969837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19924                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       223360                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18766640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14885628                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30210                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6457580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19890213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8484628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754423                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.901379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3004906     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1827940     21.54%     56.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1124989     13.26%     70.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875835     10.32%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       773184      9.11%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394630      4.65%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       341921      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66991      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74232      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8484628                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88181     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20191     15.78%     84.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19617     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12368200     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207828      1.40%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1483649      9.97%     94.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       824288      5.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14885628                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713210                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127991                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38414085                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25228620                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14505288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15013619                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56990                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       741589                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          425                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245293                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        908599                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64422                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8261                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18770864                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1871554                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       969837                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2526                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245032                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14650660                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1392149                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234968                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2193008                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2064944                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.686167                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14515273                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14505288                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9434482                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26804858                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669436                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351969                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9995729                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12285919                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6485014                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211619                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7576029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2966065     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2089868     27.59%     66.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       844399     11.15%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       484929      6.40%     84.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383657      5.06%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157590      2.08%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186472      2.46%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93336      1.23%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369713      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7576029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9995729                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12285919                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1854509                       # Number of memory references committed
system.switch_cpus1.commit.loads              1129965                       # Number of loads committed
system.switch_cpus1.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1762350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11073452                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       250508                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369713                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25977080                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38451058                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 204107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9995729                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12285919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9995729                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.869245                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.869245                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.150424                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.150424                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65909695                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20022817                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18993800                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3390                       # number of misc regfile writes
system.l2.replacements                           7123                       # number of replacements
system.l2.tagsinuse                       2046.693266                       # Cycle average of tags in use
system.l2.total_refs                            55709                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9170                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.075136                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            22.159110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.822364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    797.158617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.849113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    646.901994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            364.923260                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            197.878808                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.389238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.315870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.178185                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.096621                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999362                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2540                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8884                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2746                       # number of Writeback hits
system.l2.Writeback_hits::total                  2746                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2591                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8983                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6390                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2591                       # number of overall hits
system.l2.overall_hits::total                    8983                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4015                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3008                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7110                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4015                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3009                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7111                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4015                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3009                       # number of overall misses
system.l2.overall_misses::total                  7111                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1952035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    203212446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1761760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    135166833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       342093074                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        71036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         71036                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1952035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    203212446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1761760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    135237869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        342164110                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1952035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    203212446                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1761760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    135237869                       # number of overall miss cycles
system.l2.overall_miss_latency::total       342164110                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15994                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2746                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2746                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16094                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16094                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.387661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.542177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.444542                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.385872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.537321                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.441842                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.385872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.537321                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.441842                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44364.431818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50613.311582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40971.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44935.782247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48114.356399                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        71036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        71036                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44364.431818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50613.311582                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40971.162791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44944.456298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48117.579806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44364.431818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50613.311582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40971.162791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44944.456298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48117.579806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1889                       # number of writebacks
system.l2.writebacks::total                      1889                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4015                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3008                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7110                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7111                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1703417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    180349924                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1512226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    117714242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    301279809                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        65706                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        65706                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1703417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    180349924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1512226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    117779948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    301345515                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1703417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    180349924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1512226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    117779948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    301345515                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.387661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.542177                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.444542                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.385872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.537321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.441842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.385872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.537321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441842                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38714.022727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44919.034620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35168.046512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39133.724069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42374.094093                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        65706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        65706                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38714.022727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44919.034620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35168.046512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39142.555002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42377.375193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38714.022727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44919.034620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35168.046512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39142.555002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42377.375193                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.624430                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642571                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709287.663823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.520408                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.104022                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064937                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925680                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633877                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633877                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633877                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633877                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633877                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3114587                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3114587                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3114587                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3114587                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3114587                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3114587                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633936                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633936                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633936                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633936                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633936                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633936                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52789.610169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52789.610169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52789.610169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52789.610169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52789.610169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52789.610169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2451106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2451106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2451106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2451106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2451106                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2451106                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54469.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54469.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54469.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54469.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54469.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54469.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10405                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374976                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10661                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16356.343307                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.183117                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.816883                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899153                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100847                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130193                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778488                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1626                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908681                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908681                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908681                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908681                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37075                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37229                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37229                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37229                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1334787650                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1334787650                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4191117                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4191117                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1338978767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1338978767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1338978767                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1338978767                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945910                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945910                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945910                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945910                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031762                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031762                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019132                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36002.364127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36002.364127                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27215.045455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27215.045455                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35966.014854                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35966.014854                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35966.014854                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35966.014854                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1001                       # number of writebacks
system.cpu0.dcache.writebacks::total             1001                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26718                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26824                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10357                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10357                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10405                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10405                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    264869355                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    264869355                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       869068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       869068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    265738423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    265738423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    265738423                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    265738423                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25573.945641                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25573.945641                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18105.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18105.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25539.492840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25539.492840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25539.492840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25539.492840                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.798614                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004736496                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939645.745174                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.798614                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823395                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1519832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1519832                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1519832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1519832                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1519832                       # number of overall hits
system.cpu1.icache.overall_hits::total        1519832                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2482381                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2482381                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2482381                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2482381                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2482381                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2482381                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1519885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1519885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1519885                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1519885                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1519885                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1519885                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46837.377358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46837.377358                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46837.377358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46837.377358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46837.377358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46837.377358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2047619                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2047619                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2047619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2047619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2047619                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2047619                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46536.795455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46536.795455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46536.795455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46536.795455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46536.795455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46536.795455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5600                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158193580                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5856                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27013.931011                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.126886                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.873114                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883308                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116692                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1055923                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1055923                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       720516                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        720516                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1845                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1695                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1695                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1776439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1776439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1776439                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1776439                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14770                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14770                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15232                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15232                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15232                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    670023706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    670023706                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     21078122                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21078122                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    691101828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    691101828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    691101828                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    691101828                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1070693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1070693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1791671                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1791671                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1791671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1791671                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013795                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000641                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008502                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008502                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008502                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008502                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45363.825728                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45363.825728                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 45623.640693                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45623.640693                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45371.706145                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45371.706145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45371.706145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45371.706145                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        21039                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1745                       # number of writebacks
system.cpu1.dcache.writebacks::total             1745                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9222                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          410                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9632                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9632                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5548                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5600                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5600                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5600                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5600                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    166561333                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    166561333                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1225050                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1225050                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    167786383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    167786383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    167786383                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    167786383                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003126                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003126                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003126                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003126                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30021.869683                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30021.869683                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23558.653846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23558.653846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29961.854107                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29961.854107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29961.854107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29961.854107                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
