
---------- Begin Simulation Statistics ----------
final_tick                               1171881839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107991                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859252                       # Number of bytes of host memory used
host_op_rate                                   116502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18813.41                       # Real time elapsed on the host
host_tick_rate                               25861420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2031675978                       # Number of instructions simulated
sim_ops                                    2191804688                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.486541                       # Number of seconds simulated
sim_ticks                                486541477750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3535121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7070243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.976670                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      10053223                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     10055569                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       267640                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12929678                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           79                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          264                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          185                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      13942414                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        202644                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        35150079                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       35753470                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       267298                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         13293843                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     74887672                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      5470939                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    956779782                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    998779317                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    971815562                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.027746                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.394918                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    773626046     79.61%     79.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     32996527      3.40%     83.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     24522259      2.52%     85.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     17972033      1.85%     87.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     11151616      1.15%     88.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13802609      1.42%     89.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9896312      1.02%     90.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12960488      1.33%     92.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     74887672      7.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    971815562                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       176281                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       450267701                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           207770804                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    156395108     15.66%     15.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1903709      0.19%     15.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           63      0.00%     15.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    111471998     11.16%     27.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp       442783      0.04%     27.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      7739587      0.77%     27.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult    123729158     12.39%     40.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc    218646296     21.89%     62.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv     24577660      2.46%     64.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc     24216694      2.42%     66.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt     24053036      2.41%     69.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         5225      0.00%     69.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1460543      0.15%     69.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       307419      0.03%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         3713      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    207770804     20.80%     90.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96055521      9.62%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    998779317                       # Class of committed instruction
system.switch_cpus_1.commit.refs            303826325                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       824969286                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         956675976                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           998675511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.017150                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.017150                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    810133441                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          399                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved      9969632                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1007153655                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       33026179                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        54194529                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       294292                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1494                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     75025764                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          13942414                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        70044111                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           901987284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        68352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            971385870                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          526                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        589364                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.014328                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     70391457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     10255946                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.998256                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    972674218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.042914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.512332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      802548392     82.51%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       17830095      1.83%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       10724722      1.10%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       10966585      1.13%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11359407      1.17%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       11018914      1.13%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7868359      0.81%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        8368411      0.86%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       91989333      9.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    972674218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                408744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       280390                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       13520465                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              114225                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.033503                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          309031093                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         96195238                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     338851177                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    209177436                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       343582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     96383085                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1004240289                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    212835855                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       314289                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1005683763                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     11062735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     22713050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       294292                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     46138415                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       184948                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     24739566                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          760                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        34630                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      3386801                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1406616                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       327553                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        34630                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        60088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       220302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1181163307                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1001180712                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.653192                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       771526331                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.028875                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1001239839                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      544505961                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     161511478                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.983139                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.983139                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           51      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    157928478     15.70%     15.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1938239      0.19%     15.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           81      0.00%     15.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    111551308     11.09%     26.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp       461684      0.05%     27.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      7757489      0.77%     27.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult    123778996     12.30%     40.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc    218689545     21.74%     61.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv     24578628      2.44%     64.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc     24280051      2.41%     66.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt     24054064      2.39%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         5225      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      1461187      0.15%     69.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       325373      0.03%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         4949      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    212974985     21.17%     90.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     96207728      9.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1005998061                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt        1347361571                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         1.339328                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        162179      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        99694      0.01%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv            10      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd      8094659      0.60%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp           34      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt        33192      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult    403393992     29.94%     30.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc    377759436     28.04%     58.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv    171431086     12.72%     71.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc    141298554     10.49%     81.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt    242577911     18.00%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        81102      0.01%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2065908      0.15%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       363814      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    177101019                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1326269436                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    175597173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    180344521                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1004126058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1005998061                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      5450441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        44088                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9144162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    972674218                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.034260                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.588955                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    549487542     56.49%     56.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    161136203     16.57%     73.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    119249872     12.26%     85.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     57847833      5.95%     91.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     38044634      3.91%     95.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     19535348      2.01%     97.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     14405795      1.48%     98.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7207359      0.74%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5759632      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    972674218                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.033826                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses   2176258562                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   3005806554                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    825583539                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    829266349                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     54794725                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     35748034                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    209177436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     96383085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2570499680                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    512210037                       # number of misc regfile writes
system.switch_cpus_1.numCycles              973082962                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     492952619                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1460750095                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    193305493                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       59368808                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    110183038                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       868328                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4089627093                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1005720448                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1469838776                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        97202051                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     14104306                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       294292                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    322307652                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        9088492                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    543842387                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       548784                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         8768                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       441687657                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups   1341253053                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1901178094                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2009362188                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  5224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads     1338614663                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     754306112                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8939407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17878815                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5573                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3277711                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1721581                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1813540                       # Transaction distribution
system.membus.trans_dist::ReadExReq            257362                       # Transaction distribution
system.membus.trans_dist::ReadExResp           257362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3277711                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10605316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10605316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    336425856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               336425856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3535122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3535122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3535122                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14731097000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19133282250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1171881839000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8669018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5911630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3811                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6564257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           270337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          270337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3811                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8665208                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           52                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           52                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26806789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26818222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       487808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    840037952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              840525760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3540291                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110181184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12479699                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000447                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021127                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12474126     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5573      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12479699                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13133267500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13403342499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5716999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          170                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      5404112                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5404282                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          170                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      5404112                       # number of overall hits
system.l2.overall_hits::total                 5404282                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3641                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3531433                       # number of demand (read+write) misses
system.l2.demand_misses::total                3535074                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3641                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3531433                       # number of overall misses
system.l2.overall_misses::total               3535074                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    318083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 315540807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     315858890000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    318083000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 315540807000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    315858890000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         3811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8935545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8939356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         3811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8935545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8939356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.955392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.395212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.395451                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.955392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.395212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.395451                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87361.439165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 89352.058215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89350.007949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87361.439165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 89352.058215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89350.007949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1721581                       # number of writebacks
system.l2.writebacks::total                   1721581                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3531433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3535074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3531433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3535074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    281672501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 280226487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 280508159501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    281672501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 280226487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 280508159501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.955392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.395212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.955392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.395212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395451                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77361.302115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79352.061047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79350.010637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77361.302115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79352.061047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79350.010637                       # average overall mshr miss latency
system.l2.replacements                        3540291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4190049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4190049                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4190049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4190049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3811                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3811                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3811                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3811                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          403                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           403                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data        12975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12975                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       257362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              257362                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  22426106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22426106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       270337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            270337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.952004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87138.375129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87138.375129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       257362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         257362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19852486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19852486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.952004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77138.375129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77138.375129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    318083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    318083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         3811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.955392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87361.439165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87361.439165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    281672501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    281672501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.955392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77361.302115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77361.302115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      5391137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5391137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      3274071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3274071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 293114700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 293114700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      8665208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8665208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.377841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.377841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89526.067242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89526.067242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      3274071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3274071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 260374000500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 260374000500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.377841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.377841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79526.070296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79526.070296                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              49                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.942308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.942308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       927500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       927500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.942308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.942308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                    17977182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3544390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.072010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.424376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     3.927975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     4.031055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4080.616532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.996244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 146570814                       # Number of tag accesses
system.l2.tags.data_accesses                146570814                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       233024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    226011648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          226244672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       233024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        233024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    110181184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       110181184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      3531432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3535073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1721581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1721581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       478940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    464526990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465005929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       478940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           478940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226457947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226457947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226457947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       478940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    464526990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691463876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1721581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   3459449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001089160750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       101867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       101867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8460675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1621541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3535073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1721581                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3535073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1721581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  71983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            230607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            209938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            222223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            227236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            236315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            180997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            220468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           206796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           218225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           225466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           218405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           194598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            114248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             97677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            109158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            108636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            97237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           107836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           110643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           100922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           110188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70377336500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17315450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            135310274000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20322.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39072.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1616943                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1167596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3535073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1721581                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2526303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  741405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  40698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2400099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    138.251310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.703261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.414186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1350321     56.26%     56.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       787358     32.81%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       141354      5.89%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32733      1.36%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15683      0.65%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9099      0.38%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6722      0.28%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6462      0.27%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50367      2.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2400099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.996034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.359478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.353714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        101791     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           24      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           24      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.899997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.865279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.096023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58658     57.58%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2184      2.14%     59.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34203     33.58%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6257      6.14%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              506      0.50%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221637760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4606912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               110179328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               226244672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            110181184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       455.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  486562641000                       # Total gap between requests
system.mem_ctrls.avgGap                      92561.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       233024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    221404736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    110179328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 478939.639591703832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 455058296.414688348770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226454131.946821451187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      3531432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1721581                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    131273750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 135179000250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11714530781000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36054.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38278.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6804519.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8552727540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4545874905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12264670740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4475137320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38407009680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     207542561490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12059244480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       287847226155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.619090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29457879250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16246620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 440836978500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8584007880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4562500800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12461791860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4511364120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38407009680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210207216300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9815324640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288549215280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.061904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23584768250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16246620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 446710089500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000000692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     70039647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1145040393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000000692                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000054                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     70039647                       # number of overall hits
system.cpu.icache.overall_hits::total      1145040393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         4463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         4463                       # number of overall misses
system.cpu.icache.overall_misses::total          7234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    369100000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    369100000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    369100000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    369100000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     70044110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1145047627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     70044110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1145047627                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 82702.218239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51022.947194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 82702.218239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51022.947194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          517                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   129.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6070                       # number of writebacks
system.cpu.icache.writebacks::total              6070                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          652                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          652                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          652                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          652                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         3811                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3811                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         3811                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3811                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    325837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    325837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325837000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85499.081606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85499.081606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85499.081606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85499.081606                       # average overall mshr miss latency
system.cpu.icache.replacements                   6070                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000000692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     70039647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1145040393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         4463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    369100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    369100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     70044110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1145047627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 82702.218239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51022.947194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          652                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          652                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         3811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    325837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85499.081606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85499.081606                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.664057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1145046975                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          173966.419781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   330.043413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   181.620645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.354728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4580197090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4580197090                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    358798522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     23744855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    244011133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        626554510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    359692385                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     23744856                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    244011133                       # number of overall hits
system.cpu.dcache.overall_hits::total       627448374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11275568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1419538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     37217677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       49912783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11279578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1419538                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     37217677                       # number of overall misses
system.cpu.dcache.overall_misses::total      49916793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29313099500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1538233747524                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1567546847024                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29313099500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1538233747524                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1567546847024                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370074090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     25164393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    281228810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    676467293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370971963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     25164394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    281228810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    677365167                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.056411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.132339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.056411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.132339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20649.746255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41330.729683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31405.719193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20649.746255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41330.729683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31403.196255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10196308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            201413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              98                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.623882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.132653                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6919134                       # number of writebacks
system.cpu.dcache.writebacks::total           6919134                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     28282080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     28282080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     28282080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     28282080                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1419538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8935597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10355135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1419538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8935597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10355135                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  27893561500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 386691161105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 414584722605                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  27893561500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 386691161105                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 414584722605                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.031773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.031773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015287                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19649.746255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 43275.358222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40036.631353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19649.746255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 43275.358222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40036.631353                       # average overall mshr miss latency
system.cpu.dcache.replacements               21634228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    217157563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17489773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    150342571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       384989907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10582587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1363488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     34330499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      46276574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  27302635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1330226065500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1357528700500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227740150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18853261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    184673070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    431266481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.185899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.107304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20024.110957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 38747.647260                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29335.116737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     25665216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25665216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1363488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      8665283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10028771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25939147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 363664811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 389603958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.046922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19024.110957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 41968.024703                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38848.624423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    141640719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6255082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     93668562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      241564363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       643400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        56050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2887136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3586586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2010464500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 208006326558                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 210016791058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142284119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6311132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96555698                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    245150949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.029901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35869.125781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72045.905201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58556.184365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      2616864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2616864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        56050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       270272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1954414500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  23025036639                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24979451139                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34869.125781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 85192.090335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76548.474020                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       893863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        893864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       897873                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       897874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        49581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data           42                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        49623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data      1355466                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1355466                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        49821                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data           42                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        49863                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995183                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995187                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data        32273                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total    27.315277                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data      1313466                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1313466                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data        31273                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31273                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1677155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1677163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       288000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1677179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1677191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10285.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1677179                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1677191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1677179                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1677191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           652437468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21634740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.156936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.525271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    55.897702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   212.568955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.475635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.109175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.415174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2744512936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2744512936                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1171881839000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 557365282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 614516556500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
