// Seed: 21010895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  assign id_3 = 1;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 ();
  always id_1 <= id_1;
  reg id_2 = id_2 - id_2, id_3;
  assign id_1 = id_3;
  always begin
    $display("", 1);
  end
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_3;
  module_2();
  assign id_2 = id_4 - 1;
endmodule
