{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 17:22:01 2014 " "Info: Processing started: Fri Mar 14 17:22:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab3 -c g23_lab3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab3 -c g23_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_earth_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_earth_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_earth_timer-alpha " "Info: Found design unit 1: g23_earth_timer-alpha" {  } { { "g23_earth_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_earth_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_earth_timer " "Info: Found entity 1: g23_earth_timer" {  } { { "g23_earth_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_earth_timer.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_mars_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_mars_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_mars_timer-alpha " "Info: Found design unit 1: g23_mars_timer-alpha" {  } { { "g23_mars_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_mars_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_mars_timer " "Info: Found entity 1: g23_mars_timer" {  } { { "g23_mars_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_mars_timer.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_count_to_59.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_count_to_59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_count_to_59-alpha " "Info: Found design unit 1: g23_count_to_59-alpha" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_count_to_59 " "Info: Found entity 1: g23_count_to_59" {  } { { "g23_count_to_59.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_59.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_timer_test_bed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_timer_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_timer_test_bed-alpha " "Info: Found design unit 1: g23_timer_test_bed-alpha" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_timer_test_bed " "Info: Found entity 1: g23_timer_test_bed" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_count_to_23.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_count_to_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_count_to_23-alpha " "Info: Found design unit 1: g23_count_to_23-alpha" {  } { { "g23_count_to_23.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_23.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_count_to_23 " "Info: Found entity 1: g23_count_to_23" {  } { { "g23_count_to_23.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_count_to_23.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_HMS_counter-alpha " "Info: Found design unit 1: g23_HMS_counter-alpha" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_HMS_counter " "Info: Found entity 1: g23_HMS_counter" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/counter.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g23_HMS_Counter " "Info: Elaborating entity \"g23_HMS_Counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000000\" 6 5 g23_HMS_Counter.vhd(124) " "Error (10324): VHDL Expression error at g23_HMS_Counter.vhd(124): expression \"\"000000\"\" has 6 elements ; expected 5 elements." {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 124 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Error: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 14 17:22:02 2014 " "Error: Processing ended: Fri Mar 14 17:22:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
