{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a name=\"top\"></a><img src=\"source/SpinalHDL.png\" alt=\"SpinalHDL based on Scala\" style=\"width:320px;\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "运行SpinalHDL代码之前，务必加载SpinalHDL的库 \n",
    "（**注**：*第一次运行时需要下载库，可能会有点慢，请耐心等待*）"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-spinal.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Chapter\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 顶层设置时钟域设置成你的风格"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component{\n",
    "    val clk,rstn = in Bool\n",
    "    \n",
    "    val io = new Bundle{\n",
    "      val a = in UInt(8 bits)\n",
    "      val b = out UInt(8 bits)        \n",
    "    }\n",
    "    \n",
    "    val TopClockDomain = ClockDomain(clk,rstn,config=ClockDomainConfig(resetKind = ASYNC,\n",
    "        clockEdge = RISING, \n",
    "        resetActiveLevel = LOW))\n",
    "    \n",
    "val clockarea = new ClockingArea(TopClockDomain){\n",
    "    val u_sub = new SubModule(8)\n",
    "    u_sub.io.a := io.a\n",
    "    io.b := u_sub.io.b\n",
    "}\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SUB extends Component{\n",
    "    val a = in Bits(8 bits)\n",
    "    val b = out(RegNext(a) init 0)\n",
    "}\n",
    "showRtl(new SUB)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component{\n",
    "    val myclk,myrst = in Bool()\n",
    "    val a = in Bits(8 bits)\n",
    "    val b = out Bits()\n",
    "    new ClockingArea(ClockDomain(myclk,myrst, \n",
    "                                 config = ClockDomainConfig(\n",
    "      clockEdge        = RISING,\n",
    "      resetKind        = ASYNC,\n",
    "      resetActiveLevel = LOW\n",
    "    ))){\n",
    "      val reg0 = RegNext(a) init 0 \n",
    "      b := reg0\n",
    "    }\n",
    "    \n",
    "}\n",
    "showRtl(new Top)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component{\n",
    "    val myclk,myrst = in Bool()\n",
    "    val a = in Bits(8 bits)\n",
    "    val b = out Bits(8 bits)\n",
    "    val cd = ClockDomain(myclk,myrst, \n",
    "      config = ClockDomainConfig(\n",
    "      clockEdge        = RISING,\n",
    "      resetKind        = ASYNC,\n",
    "      resetActiveLevel = LOW\n",
    "    ))\n",
    "    val u_sub0 = cd(new SUB)\n",
    "    u_sub0.a := a\n",
    "    b := u_sub0.b\n",
    "    \n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "[Runtime] JVM max memory : 3584.0MiB\n",
      "[Runtime] Current date : 2019.10.26 15:04:25\n",
      "[Progress] at 3629.855 : Elaborate components\n",
      "[Progress] at 3629.857 : Checks and transforms\n",
      "[Progress] at 3629.860 : Generate Verilog\n",
      "[Warning] 6 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 3629.863\n",
      "// Generator : SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "// Date      : 26/10/2019, 15:04:25\n",
      "// Component : Top\n",
      "\n",
      "\n",
      "module SUB (\n",
      "      input  [7:0] a,\n",
      "      output reg [7:0] b,\n",
      "      input   myclk,\n",
      "      input   myrst);\n",
      "  always @ (posedge myclk or negedge myrst) begin\n",
      "    if (!myrst) begin\n",
      "      b <= (8'b00000000);\n",
      "    end else begin\n",
      "      b <= a;\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Top (\n",
      "      input   myclk,\n",
      "      input   myrst);\n",
      "  wire [7:0] _zz_1_;\n",
      "  wire [7:0] u_sub0_b;\n",
      "  SUB u_sub0 ( \n",
      "    .a(_zz_1_),\n",
      "    .b(u_sub0_b),\n",
      "    .myclk(myclk),\n",
      "    .myrst(myrst) \n",
      "  );\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "    val myclk,myrst = in Bool()\n",
    "    val cd = ClockDomain(myclk,myrst, \n",
    "      config = ClockDomainConfig(\n",
    "      clockEdge        = RISING,\n",
    "      resetKind        = ASYNC,\n",
    "      resetActiveLevel = LOW\n",
    "    ))\n",
    "    val u_sub0 = cd(new SUB)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "[Runtime] JVM max memory : 3584.0MiB\n",
      "[Runtime] Current date : 2019.10.26 16:19:39\n",
      "[Progress] at 8143.268 : Elaborate components\n",
      "[Progress] at 8143.269 : Checks and transforms\n",
      "[Progress] at 8143.274 : Generate Verilog\n",
      "[Warning] 6 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 8143.279\n",
      "// Generator : SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "// Date      : 26/10/2019, 16:19:39\n",
      "// Component : Top\n",
      "\n",
      "\n",
      "module SUB (\n",
      "      input  [7:0] a,\n",
      "      output reg [7:0] b,\n",
      "      input   myClock_clk,\n",
      "      input   myClock_reset);\n",
      "  always @ (posedge myClock_clk or posedge myClock_reset) begin\n",
      "    if (myClock_reset) begin\n",
      "      b <= (8'b00000000);\n",
      "    end else begin\n",
      "      b <= a;\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Top (\n",
      "      input   myClock_clk,\n",
      "      input   myClock_reset);\n",
      "  wire [7:0] _zz_1_;\n",
      "  wire [7:0] u_sub0_b;\n",
      "  SUB u_sub0 ( \n",
      "    .a(_zz_1_),\n",
      "    .b(u_sub0_b),\n",
      "    .myClock_clk(myClock_clk),\n",
      "    .myClock_reset(myClock_reset) \n",
      "  );\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "    val cd = ClockDomain.external(\"myClock\")\n",
    "    val u_sub0 = cd(new SUB)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "[Runtime] JVM max memory : 3584.0MiB\n",
      "[Runtime] Current date : 2019.10.26 16:21:00\n",
      "[Progress] at 8224.146 : Elaborate components\n",
      "[Progress] at 8224.153 : Checks and transforms\n",
      "[Progress] at 8224.156 : Generate Verilog\n",
      "[Done] at 8224.159\n",
      "// Generator : SpinalHDL v1.3.6    git head : 10854057c32ae371aabc9a340c367e9bbc159fcd\n",
      "// Date      : 26/10/2019, 16:21:00\n",
      "// Component : ExternalClockExample\n",
      "\n",
      "\n",
      "module ExternalClockExample (\n",
      "      output [3:0] io_result,\n",
      "      input   myClockName_clk,\n",
      "      input   myClockName_reset);\n",
      "  reg [3:0] myArea_myReg;\n",
      "  assign io_result = myArea_myReg;\n",
      "  always @ (posedge myClockName_clk or posedge myClockName_reset) begin\n",
      "    if (myClockName_reset) begin\n",
      "      myArea_myReg <= (4'b0111);\n",
      "    end else begin\n",
      "      myArea_myReg <= (myArea_myReg + (4'b0001));\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mExternalClockExample\u001b[39m"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ExternalClockExample extends Component {\n",
    "  val io = new Bundle {\n",
    "    val result = out UInt (4 bits)\n",
    "  }\n",
    "\n",
    "  // On top level you have two signals  :\n",
    "  //     myClockName_clk and myClockName_reset\n",
    "  val myClockDomain = ClockDomain.external(\"myClockName\")\n",
    "\n",
    "  val myArea = new ClockingArea(myClockDomain){\n",
    "    val myReg = Reg(UInt(4 bits)) init(7)\n",
    "    myReg := myReg + 1\n",
    "\n",
    "    io.result := myReg\n",
    "  }\n",
    "}\n",
    "showRtl(new ExternalClockExample)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 给不同的模块设置默认时钟域"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MYSub0(cd: ClockDomain) extends Component {\n",
    "  val io = new Bundle{\n",
    "    val ai = in UInt(8 bits)\n",
    "    val ao = out UInt(8 bits)\n",
    "  }\n",
    "  io.ao := RegNext(io.ai) init(0)\n",
    "}\n",
    "\n",
    "class MYSub1(cd: ClockDomain) extends Component {\n",
    "  val io = new Bundle{\n",
    "    val ai = in UInt(8 bits)\n",
    "    val ao = out UInt(8 bits)\n",
    "    val a2 = out UInt(8 bits)\n",
    "  } \n",
    "  io.ao := RegNext(io.ai) init(0)\n",
    "  val cd2 = ClockDomain.external(\"adc\")\n",
    "  //alow another clockDomain not confict to default clockdomain \n",
    "  val area = new ClockingArea(cd2){\n",
    "    val tmp = RegNext(io.ai) init(0)\n",
    "    val tmp2 = tmp + (RegNext(io.ai) init(0))\n",
    "  } \n",
    "  io.a2 := area.tmp2\n",
    "}     \n",
    "\n",
    "class Top00 extends Component {\n",
    "  val io = new Bundle{\n",
    "    val a = in UInt(8 bits)\n",
    "    val b0 = out UInt(8 bits)\n",
    "    val b1 = out UInt(8 bits)\n",
    "    val b2 = out UInt(8 bits)\n",
    "  }\n",
    "  val cd0 = ClockDomain.external(\"cp\")\n",
    "  val cd1 = ClockDomain.external(\"ap\")\n",
    "\n",
    "  val u_sub0 = cd0(new MYSub0(cd0)) // set u_sub0's default clockDomain with cd0\n",
    "  val u_sub1 = cd1(new MYSub1(cd1)) // it allow anoter clockDomain in ther module\n",
    "\n",
    "  u_sub0.io.ai := io.a\n",
    "  u_sub1.io.ai := io.a\n",
    "\n",
    "  io.b0 := u_sub0.io.ao\n",
    "  io.b1 := u_sub1.io.ao\n",
    "  io.b2 := u_sub1.io.a2\n",
    "\n",
    "  val tmp = RegNext(io.a) init(0)\n",
    "}\n",
    "\n",
    "showRtl(new Top00)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CG extends Component{\n",
    "    val TSE,CLK,E = in Bool\n",
    "    val ECK = out Bool\n",
    "    \n",
    "    val clk_n = !CLK\n",
    "    val lock_en = Bool.noCombLoopCheck\n",
    "    when (clk_n) {\n",
    "        lock_en := E\n",
    "    }.otherwise {\n",
    "        lock_en := lock_en\n",
    "    }\n",
    "    ECK := lock_en && CLK\n",
    "}\n",
    "object CG {\n",
    "    def apply(cd: ClockDomain, E: Bool, TSE: Bool): Bool = {\n",
    "        val ret = new CG \n",
    "        ret.TSE := TSE\n",
    "        ret.E := E\n",
    "        ret.CLK := cd.readClockWire\n",
    "        ret.ECK\n",
    "    }\n",
    "} \n",
    "class A extends Component{\n",
    "    \n",
    "val clk,rstn,E,TSE = in Bool\n",
    "val clk_cg = out Bool\n",
    "val cd =ClockDomain(clk,rstn)\n",
    "clk_cg := CG(cd,E,TSE)\n",
    "    \n",
    "}\n",
    "showRtl(new A)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MySub extends Component {\n",
    "    val io = new Bundle{\n",
    "        val a = in UInt(8 bits)\n",
    "        val b = out UInt(8 bits)\n",
    "    }\n",
    "    io.b := RegNext(io.a) init(0)\n",
    "}\n",
    "class Top extends Component {\n",
    "    val io = new Bundle{\n",
    "        val a0,a1 = in UInt(8 bits)\n",
    "        val cg_en0,cg_en1 = in Bool\n",
    "        val b  = out UInt(8 bits)\n",
    "    }\n",
    "    \n",
    "    val u_0 = new CG\n",
    "    val u_1 = new CG\n",
    "    u_0.TSE := False\n",
    "    u_1.TSE := False\n",
    "    \n",
    "    u_0.E := io.cg_en0\n",
    "    u_1.E := io.cg_en1\n",
    "    \n",
    "    u_0.CLK := clockDomain.readClockWire\n",
    "    u_1.CLK := clockDomain.readClockWire \n",
    "    \n",
    "    val gated_clk1: Bool = CG(clockDomain, io.cg_en1, False)\n",
    "    \n",
    "    val cgd0 = ClockDomain(u_0.ECK, clockDomain.readResetWire)\n",
    "    val cgd1 = ClockDomain(u_1.ECK, clockDomain.readResetWire)\n",
    "    \n",
    "    val u_sub0 = cgd0(new MySub)\n",
    "    val u_sub1 = cgd1(new MySub)\n",
    "    \n",
    "    u_sub0.io.a := io.a0\n",
    "    u_sub1.io.a := io.a1\n",
    "    io.b := RegNext(u_sub0.io.b + u_sub1.io.b) init 0\n",
    "}\n",
    "\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MySub extends Component {\n",
    "    val io = new Bundle{\n",
    "        val a = in UInt(8 bits)\n",
    "        val b = out UInt(8 bits)\n",
    "    }\n",
    "    io.b := RegNext(io.a) init(0)\n",
    "}\n",
    "class Top extends Component {\n",
    "    val io = new Bundle{\n",
    "        val a0,a1 = in UInt(8 bits)\n",
    "        val cg_en0,cg_en1 = in Bool\n",
    "        val b  = out UInt(8 bits)\n",
    "    }\n",
    "    \n",
    "    val gated_clk0: Bool = CG(clockDomain, io.cg_en0, False)\n",
    "    val gated_clk1: Bool = CG(clockDomain, io.cg_en1, False)\n",
    "    \n",
    "    val cgd0 = ClockDomain(gated_clk0, clockDomain.readResetWire)\n",
    "    val cgd1 = ClockDomain(gated_clk1, clockDomain.readResetWire)\n",
    "    \n",
    "    val u_sub0 = cgd0(new MySub)\n",
    "    val u_sub1 = cgd1(new MySub)\n",
    "    \n",
    "    u_sub0.io.a := io.a0\n",
    "    u_sub1.io.a := io.a1\n",
    "    io.b := RegNext(u_sub0.io.b + u_sub1.io.b) init 0\n",
    "}\n",
    "\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "val cgd0 = clockDomain.gated(gate_en)\n",
    "val cgd1 = clockDomain.gatedWithBlackBox(gate_en,io.test_mode)\n",
    "\n",
    "val cgd2 = AnotherclockDomain.gateWidthBlackBox(gate_en, io.test_mode)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "cgd0 cgd1 regard as  the same domain, \n",
    "cgd2 is cross domain to cgd0 and cgd1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CG extends Component{\n",
    "    val TSE,CLK,E = in Bool\n",
    "    val ECK = out Bool\n",
    "    \n",
    "    val clk_n = !CLK\n",
    "    val lock_en = Bool.noCombLoopCheck\n",
    "    when (clk_n) {\n",
    "        lock_en := E\n",
    "    }.otherwise {\n",
    "        lock_en := lock_en\n",
    "    }\n",
    "    ECK := lock_en && CLK\n",
    "}\n",
    "\n",
    "object CG {\n",
    "    def apply(cd: ClockDomain, E: Bool, TSE: Bool): Bool = {\n",
    "        val ret = new CG \n",
    "        ret.TSE := TSE\n",
    "        ret.E := E\n",
    "        ret.CLK := cd.readClockWire\n",
    "        ret.ECK\n",
    "    }\n",
    "}\n",
    "\n",
    "object Utlis{\n",
    "implicit class  ClockDomainPimper(cd :ClockDomain) {\n",
    "  def gatedWith(cg_en : Bool, test_mode: Bool = False): ClockDomain = {\n",
    "    val gated_clk = CG(cd, cg_en, test_mode)\n",
    "    val ret = ClockDomain(gated_clk, cd.readResetWire)\n",
    "    ret.setSynchronousWith(cd)\n",
    "    ret\n",
    "  }\n",
    "}\n",
    "}\n",
    "\n",
    "import Utlis._\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Ram_1w_1r(wordWidth: Int, wordCount: Int) extends BlackBox {\n",
    "\n",
    "  // SpinalHDL will look at Generic classes to get attributes which\n",
    "  // should be used ad VHDL gererics / Verilog parameter\n",
    "  // You can use String Int Double Boolean and all SpinalHDL base types\n",
    "  // as generic value\n",
    "  val generic = new Generic {\n",
    "    val wordCount = Ram_1w_1r.this.wordCount\n",
    "    val wordWidth = Ram_1w_1r.this.wordWidth\n",
    "  }\n",
    "\n",
    "  // Define io of the VHDL entiry / Verilog module\n",
    "  val io = new Bundle {\n",
    "    val clk = in Bool\n",
    "    val wr = new Bundle {\n",
    "      val en   = in Bool\n",
    "      val addr = in UInt (log2Up(wordCount) bit)\n",
    "      val data = in Bits (wordWidth bit)\n",
    "    }\n",
    "    val rd = new Bundle {\n",
    "      val en   = in Bool\n",
    "      val addr = in UInt (log2Up(wordCount) bit)\n",
    "      val data = out Bits (wordWidth bit)\n",
    "    }\n",
    "  }\n",
    "\n",
    "  //Map the current clock domain to the io.clk pin\n",
    "  mapClockDomain(clock=io.clk)\n",
    "}\n",
    "\n",
    "class TopLevel extends Component {\n",
    "  val io = new Bundle {\n",
    "    val wr = new Bundle {\n",
    "      val en   = in Bool\n",
    "      val addr = in UInt (log2Up(16) bit)\n",
    "      val data = in Bits (8 bit)\n",
    "    }\n",
    "    val rd = new Bundle {\n",
    "      val en   = in Bool\n",
    "      val addr = in UInt (log2Up(16) bit)\n",
    "      val data = out Bits (8 bit)\n",
    "    }\n",
    "  }\n",
    "\n",
    "  //Instantiate the blackbox\n",
    "  val ram = new Ram_1w_1r(8,16)\n",
    "\n",
    "  //Connect all the signals\n",
    "  io.wr.en   <> ram.io.wr.en\n",
    "  io.wr.addr <> ram.io.wr.addr\n",
    "  io.wr.data <> ram.io.wr.data\n",
    "  io.rd.en   <> ram.io.rd.en\n",
    "  io.rd.addr <> ram.io.rd.addr\n",
    "  io.rd.data <> ram.io.rd.data\n",
    "}\n",
    "showRtl(new TopLevel)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "clken 也可以创建gated效果"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class  T1 extends Component {\n",
    "    val clk ,rstn,softrstn,clken = in Bool\n",
    "    val data = in UInt(8 bits)\n",
    "    val dout = out UInt()\n",
    "    val coreClockDomain = ClockDomain(clk,rstn,null,softrstn,clken)\n",
    "    val coreArea = new ClockingArea(coreClockDomain){\n",
    "    val ret = RegNext(data) init 0\n",
    "   }\n",
    "    dout := coreArea.ret\n",
    "} \n",
    "\n",
    "showRtl(new T1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "同一个驱动会被认为是同一时钟域"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Sub1 extends Component{\n",
    "    val clk,rstn = in Bool\n",
    "    val data = in UInt(8 bits)\n",
    "    val dout = out UInt()\n",
    "    \n",
    "   val coreClockDomain = ClockDomain(clk,rstn)\n",
    "    \n",
    "   val coreArea = new ClockingArea(coreClockDomain){\n",
    "     val ret = RegNext(data) init 0\n",
    "   }\n",
    "    dout := coreArea.ret\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component {\n",
    "    val clk,rstn = in Bool    \n",
    "    val data = in UInt(8 bits)\n",
    "    val dout = out UInt() \n",
    "    val u_sub1 = clockDomain(new Sub1)\n",
    "    val u_sub2 = clockDomain(new Sub1 )\n",
    "        \n",
    "        \n",
    "    u_sub1.clk := clk\n",
    "    u_sub1.rstn := rstn\n",
    "    u_sub2.clk := clk\n",
    "    u_sub2.rstn := rstn\n",
    "    \n",
    "    u_sub1.data := data\n",
    "    u_sub2.data := u_sub1.dout\n",
    "    \n",
    "    dout := u_sub2.dout\n",
    "    \n",
    "}\n",
    "\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class T3 extends Component{\n",
    "    val a = in UInt(6 bits)\n",
    "    val b = out SInt()\n",
    "    val c = out Bool\n",
    "    val remain = SInt\n",
    "    val tmp = a.resize(7)\n",
    "    remain := tmp.asSInt - 32\n",
    "    val ret = 32 - a\n",
    "    b := remain\n",
    "    c := remain >= 0\n",
    "}\n",
    "\n",
    "showRtl(new T3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class T3 extends Component{\n",
    "    val io = new Bundle{        \n",
    "    val a = in UInt(6 bits)\n",
    "    val b = out SInt()        \n",
    "    val c = out SInt()\n",
    "    }\n",
    "    io.b := io.a.asSInt \n",
    "    val ret = io.b + 32\n",
    "    io.c := ret \n",
    "}\n",
    "\n",
    "showRtl(new T3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class TopLevel extends Component {\n",
    "    val a = in UInt(8 bits)\n",
    "    val b = out UInt(8 bits)\n",
    "  val clkA = ClockDomain.external(\"clkA\")\n",
    "  val clkB = ClockDomain.external(\"clkB\")\n",
    "\n",
    "  val regA = clkA(Reg(UInt(8 bits)))\n",
    "  val regB = clkB(Reg(UInt(8 bits)))\n",
    "    \n",
    "  regA := a\n",
    "  regB := BufferCC(regA, U(0)) \n",
    "  b := regB\n",
    "    \n",
    "}\n",
    "showRtl(new TopLevel)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class TopLevel2 extends Component {\n",
    "  val clkA = ClockDomain.external(\"clkA\")\n",
    "  val clkB = ClockDomain.external(\"clkB\")\n",
    "\n",
    "  val regA = clkA(Reg(UInt(8 bits)))\n",
    "  val regB = clkB(Reg(UInt(8 bits)))\n",
    "\n",
    "  val area_clkB = new ClockingArea(clkB){\n",
    "    val syncA = BufferCC(regA, U(0))\n",
    "\n",
    "    val tmp = syncA + syncA\n",
    "    regB := tmp\n",
    "  }\n",
    "}\n",
    "showRtl(new TopLevel2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.8"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
