
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357254                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382104                       # Number of bytes of host memory used
host_op_rate                                   413612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10233.74                       # Real time elapsed on the host
host_tick_rate                              199540394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3656040117                       # Number of instructions simulated
sim_ops                                    4232793202                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043578715                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   202                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 376045946                       # Number of branches fetched
system.switch_cpus.committedInsts          1656040116                       # Number of instructions committed
system.switch_cpus.committedOps            1937636221                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4896986998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4896986998                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    538573794                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    478912515                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    315948756                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            33365484                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1757899021                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1757899021                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2324882114                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1389307505                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           417772974                       # Number of load instructions
system.switch_cpus.num_mem_refs             753111871                       # number of memory refs
system.switch_cpus.num_store_insts          335338897                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      41023373                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             41023373                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     27348848                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     13674525                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1177894588     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult          6629964      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        417772974     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       335338897     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1937636423                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3094456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6188912                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port        18786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port        12120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        30906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port      1447936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port       827392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2275328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2275328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10302                       # Request fanout histogram
system.membus.reqLayer0.occupancy            59049352                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31402697                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           94225177                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3093648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2458872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          645886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3093648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9283368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9283368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    709869312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              709869312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10302                       # Total snoops (count)
system.tol2bus.snoopTraffic                    956672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3104758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3104758    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3104758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6669708168                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6451940760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data       801536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            801536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       646400                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         646400                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         6262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               6262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         5050                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              5050                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data       392517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               392517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks        316546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              316546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks        316546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data       392517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              709062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     10100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      2936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.020187412828                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds          560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds          560                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             533968                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState              9521                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       6262                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                      5050                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    12524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   10100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  9588                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1614                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13             404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1615                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.99                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.92                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    55749682                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  14680000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              110799682                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18988.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37738.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    1546                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   7839                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               77.61                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                12524                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               10100                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1479                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1457                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         3632                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   229.374449                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   187.666091                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   149.769354                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          339      9.33%      9.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191         1617     44.52%     53.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          267      7.35%     61.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          488     13.44%     74.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           90      2.48%     77.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           92      2.53%     79.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511          225      6.19%     85.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575          513     14.12%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         3632                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          560                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean      5.242857                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.898699                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0               44      7.86%      7.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2              111     19.82%     27.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4               93     16.61%     44.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6              112     20.00%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7               22      3.93%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8              132     23.57%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10              46      8.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          560                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          560                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.001786                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.001738                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.042258                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             559     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          560                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                187904                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 613632                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 645184                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 801536                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              646400                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2029589948226                       # Total gap between requests
system.mem_ctrls0.avgGap                 179419196.27                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       187904                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks       645184                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 92017.624872747649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 315950.162241883168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data        12524                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        10100                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    110799682                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46789073632900                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data      8846.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 4632581547.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy            10274460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             5461005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           10624320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy          18974700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     31246771860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    757828672800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      950317494825                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.375717                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1969900789321                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   3954669394                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            15658020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             8322435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           10338720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy          33648120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     31573293510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    757553707200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      950391683685                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.412048                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1969183047305                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   4672411410                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data       517120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            517120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks       310272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         310272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data         4040                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               4040                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks         2424                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              2424                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data       253237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               253237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks        151942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              151942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks        151942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data       253237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              405178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples      3232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000458226                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             531796                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       4040                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                      2424                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     8080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                    4848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 4824                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2020                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              404                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              404                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.99                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     23.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    65860464                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  16160000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              126460464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20377.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39127.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    1639                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 8080                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                4848                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1616                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1616                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1593                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   129.848085                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.287427                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    15.273701                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159         1570     98.56%     98.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287           23      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1593                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                206848                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 310272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 517120                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              310272                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2029589162598                       # Total gap between requests
system.mem_ctrls1.avgGap                 313983471.94                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data       206848                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 101294.606126948362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data         8080                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks         4848                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data    126460464                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     15651.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             1442280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              766590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            2884560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     29825409600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    759025609440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      950052828150                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.246108                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1973028195939                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    827262776                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             9931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             5278845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           20191920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     31669707870                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    757472516160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      950374342215                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.403556                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1968970417796                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   4885040919                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3084154                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3084154                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3084154                       # number of overall hits
system.l2.overall_hits::total                 3084154                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data        10302                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10302                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data        10302                       # number of overall misses
system.l2.overall_misses::total                 10302                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data    548872497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        548872497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    548872497                       # number of overall miss cycles
system.l2.overall_miss_latency::total       548872497                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3094456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3094456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3094456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3094456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.003329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.003329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 53278.246651                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53278.246651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 53278.246651                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53278.246651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7474                       # number of writebacks
system.l2.writebacks::total                      7474                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data        10302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data    460720580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    460720580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    460720580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    460720580                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.003329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.003329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003329                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 44721.469618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44721.469618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 44721.469618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44721.469618                       # average overall mshr miss latency
system.l2.replacements                          10302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2451398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451398                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   808                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.switch_cpus.data      3083346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3083346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        10302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    548872497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    548872497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3093648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3093648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.003330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 53278.246651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 53278.246651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        10302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    460720580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    460720580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.003330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 44721.469618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 44721.469618                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    11374029                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1004.240597                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data       976.175695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    47.824305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.953297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.046703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          976                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99032894                       # Number of tag accesses
system.l2.tags.data_accesses                 99032894                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956421285                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043578715                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1656040319                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3658140152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1656040319                       # number of overall hits
system.cpu.icache.overall_hits::total      3658140152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::total           793                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1656040319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3658140945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1656040319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3658140945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1656040319                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3658140152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1656040319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3658140945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.670767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3658140945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4613040.283733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.670767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      142667497648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     142667497648                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    693671775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1449767728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095953                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    693671775                       # number of overall hits
system.cpu.dcache.overall_hits::total      1449767728                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3094254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9925021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830767                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3094254                       # number of overall misses
system.cpu.dcache.overall_misses::total       9925021                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34006648155                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34006648155                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34006648155                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34006648155                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    696766029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1459692749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    696766029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1459692749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10990.257476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  3426.355285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10990.257476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  3426.355285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8673032                       # number of writebacks
system.cpu.dcache.writebacks::total           8673032                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3094254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3094254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3094254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3094254                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31426040319                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31426040319                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31426040319                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31426040319                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10156.257476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10156.257476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10156.257476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10156.257476                       # average overall mshr miss latency
system.cpu.dcache.replacements                9925159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    388164313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       781351668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3093446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5866073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33997887819                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33997887819                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    391257759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    787217741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10990.296200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5795.680998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3093446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3093446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31417953855                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31417953855                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10156.296200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10156.296200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    305507462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      668416060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          808                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4058948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8760336                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8760336                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    305508270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    672475008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        10842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.158277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8086464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8086464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     29830425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     58217620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          202                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2274318                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2274318                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     29830627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     58218014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        11259                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5772.380711                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2105850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2105850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10425                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10425                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     29830627                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     58218014                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     29830627                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     58218014                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1576128777                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9925415                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.797267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.825284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.174257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       50446046279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      50446046279                       # Number of data accesses

---------- End Simulation Statistics   ----------
