{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530305009940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530305009943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 17:43:29 2018 " "Processing started: Fri Jun 29 17:43:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530305009943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530305009943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map processador -c processador --generate_functional_sim_netlist " "Command: quartus_map processador -c processador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530305009944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530305010162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 acc-bhv " "Found design unit 2: acc-bhv" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rf-bhv " "Found design unit 3: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dp-rtl2 " "Found design unit 4: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_ENTITY_NAME" "2 acc " "Found entity 2: acc" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_ENTITY_NAME" "3 rf " "Found entity 3: rf" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""} { "Info" "ISGN_ENTITY_NAME" "4 dp " "Found entity 4: dp" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305010790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305010793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010795 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305010795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305010795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530305010913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305010938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305010957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305010966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc dp:datapath\|acc:acumulador_atual " "Elaborating entity \"acc\" for hierarchy \"dp:datapath\|acc:acumulador_atual\"" {  } { { "dp.vhdl" "acumulador_atual" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305010971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:registrador " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:registrador\"" {  } { { "dp.vhdl" "registrador" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305010974 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "119 " "Inferred 119 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "cpu.vhdl" "Mux0" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "cpu.vhdl" "Mux1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "cpu.vhdl" "Mux2" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "cpu.vhdl" "Mux3" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "cpu.vhdl" "Mux4" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "cpu.vhdl" "Mux5" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "cpu.vhdl" "Mux6" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "cpu.vhdl" "Mux7" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "cpu.vhdl" "Mux8" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "cpu.vhdl" "Mux9" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "cpu.vhdl" "Mux10" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "cpu.vhdl" "Mux11" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "cpu.vhdl" "Mux12" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "cpu.vhdl" "Mux13" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "cpu.vhdl" "Mux14" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "cpu.vhdl" "Mux15" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "cpu.vhdl" "Mux16" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "cpu.vhdl" "Mux17" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "cpu.vhdl" "Mux18" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "cpu.vhdl" "Mux19" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "cpu.vhdl" "Mux20" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "cpu.vhdl" "Mux21" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "cpu.vhdl" "Mux22" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "cpu.vhdl" "Mux23" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "cpu.vhdl" "Mux24" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "cpu.vhdl" "Mux25" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "cpu.vhdl" "Mux26" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "cpu.vhdl" "Mux27" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "cpu.vhdl" "Mux28" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "cpu.vhdl" "Mux29" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux30\"" {  } { { "cpu.vhdl" "Mux30" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux31\"" {  } { { "cpu.vhdl" "Mux31" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32\"" {  } { { "cpu.vhdl" "Mux32" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux33\"" {  } { { "cpu.vhdl" "Mux33" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux34\"" {  } { { "cpu.vhdl" "Mux34" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux0\"" {  } { { "dp.vhdl" "Mux0" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux1\"" {  } { { "dp.vhdl" "Mux1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux2\"" {  } { { "dp.vhdl" "Mux2" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux3\"" {  } { { "dp.vhdl" "Mux3" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux4\"" {  } { { "dp.vhdl" "Mux4" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux5\"" {  } { { "dp.vhdl" "Mux5" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux6\"" {  } { { "dp.vhdl" "Mux6" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux7\"" {  } { { "dp.vhdl" "Mux7" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux8\"" {  } { { "dp.vhdl" "Mux8" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux9\"" {  } { { "dp.vhdl" "Mux9" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux10\"" {  } { { "dp.vhdl" "Mux10" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux11\"" {  } { { "dp.vhdl" "Mux11" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux12\"" {  } { { "dp.vhdl" "Mux12" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux13\"" {  } { { "dp.vhdl" "Mux13" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux14\"" {  } { { "dp.vhdl" "Mux14" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux15\"" {  } { { "dp.vhdl" "Mux15" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux16\"" {  } { { "dp.vhdl" "Mux16" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux17\"" {  } { { "dp.vhdl" "Mux17" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux18\"" {  } { { "dp.vhdl" "Mux18" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|Mux19\"" {  } { { "dp.vhdl" "Mux19" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux0\"" {  } { { "dp.vhdl" "Mux0" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux1\"" {  } { { "dp.vhdl" "Mux1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux2\"" {  } { { "dp.vhdl" "Mux2" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux3\"" {  } { { "dp.vhdl" "Mux3" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux4\"" {  } { { "dp.vhdl" "Mux4" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux5\"" {  } { { "dp.vhdl" "Mux5" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux6\"" {  } { { "dp.vhdl" "Mux6" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux7\"" {  } { { "dp.vhdl" "Mux7" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux8\"" {  } { { "dp.vhdl" "Mux8" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux9\"" {  } { { "dp.vhdl" "Mux9" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux10\"" {  } { { "dp.vhdl" "Mux10" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux11\"" {  } { { "dp.vhdl" "Mux11" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux12\"" {  } { { "dp.vhdl" "Mux12" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux13\"" {  } { { "dp.vhdl" "Mux13" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux14\"" {  } { { "dp.vhdl" "Mux14" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux15\"" {  } { { "dp.vhdl" "Mux15" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux16\"" {  } { { "dp.vhdl" "Mux16" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 128 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux17\"" {  } { { "dp.vhdl" "Mux17" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 128 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux18\"" {  } { { "dp.vhdl" "Mux18" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 128 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|rf:registrador\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|rf:registrador\|Mux19\"" {  } { { "dp.vhdl" "Mux19" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 128 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|Mux0\"" {  } { { "dp.vhdl" "Mux0" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|Mux1\"" {  } { { "dp.vhdl" "Mux1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|Mux2\"" {  } { { "dp.vhdl" "Mux2" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|Mux3\"" {  } { { "dp.vhdl" "Mux3" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux0\"" {  } { { "ctrl.vhdl" "Mux0" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux1\"" {  } { { "ctrl.vhdl" "Mux1" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux2\"" {  } { { "ctrl.vhdl" "Mux2" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux3\"" {  } { { "ctrl.vhdl" "Mux3" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux4\"" {  } { { "ctrl.vhdl" "Mux4" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux5\"" {  } { { "ctrl.vhdl" "Mux5" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux6\"" {  } { { "ctrl.vhdl" "Mux6" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux7\"" {  } { { "ctrl.vhdl" "Mux7" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux8\"" {  } { { "ctrl.vhdl" "Mux8" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux9\"" {  } { { "ctrl.vhdl" "Mux9" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux10\"" {  } { { "ctrl.vhdl" "Mux10" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux11\"" {  } { { "ctrl.vhdl" "Mux11" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux12\"" {  } { { "ctrl.vhdl" "Mux12" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux13\"" {  } { { "ctrl.vhdl" "Mux13" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux14\"" {  } { { "ctrl.vhdl" "Mux14" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux15\"" {  } { { "ctrl.vhdl" "Mux15" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux16\"" {  } { { "ctrl.vhdl" "Mux16" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux17\"" {  } { { "ctrl.vhdl" "Mux17" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux18\"" {  } { { "ctrl.vhdl" "Mux18" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux19\"" {  } { { "ctrl.vhdl" "Mux19" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux20\"" {  } { { "ctrl.vhdl" "Mux20" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux21\"" {  } { { "ctrl.vhdl" "Mux21" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux22\"" {  } { { "ctrl.vhdl" "Mux22" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux23\"" {  } { { "ctrl.vhdl" "Mux23" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux24\"" {  } { { "ctrl.vhdl" "Mux24" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux25\"" {  } { { "ctrl.vhdl" "Mux25" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux26\"" {  } { { "ctrl.vhdl" "Mux26" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux27\"" {  } { { "ctrl.vhdl" "Mux27" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux28\"" {  } { { "ctrl.vhdl" "Mux28" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux29\"" {  } { { "ctrl.vhdl" "Mux29" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux30\"" {  } { { "ctrl.vhdl" "Mux30" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux31\"" {  } { { "ctrl.vhdl" "Mux31" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux32\"" {  } { { "ctrl.vhdl" "Mux32" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux33\"" {  } { { "ctrl.vhdl" "Mux33" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux34\"" {  } { { "ctrl.vhdl" "Mux34" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux35\"" {  } { { "ctrl.vhdl" "Mux35" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux36\"" {  } { { "ctrl.vhdl" "Mux36" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux37\"" {  } { { "ctrl.vhdl" "Mux37" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux38\"" {  } { { "ctrl.vhdl" "Mux38" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux39\"" {  } { { "ctrl.vhdl" "Mux39" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011077 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1530305011077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011163 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305011250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305011250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011263 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011273 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011284 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux4 " "Instantiated megafunction \"lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011294 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux5 " "Elaborated megafunction instantiation \"lpm_mux:Mux5\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux5 " "Instantiated megafunction \"lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011304 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux6 " "Elaborated megafunction instantiation \"lpm_mux:Mux6\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux6 " "Instantiated megafunction \"lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011314 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux7 " "Elaborated megafunction instantiation \"lpm_mux:Mux7\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux7 " "Instantiated megafunction \"lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011324 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305011383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305011383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux8 " "Elaborated megafunction instantiation \"lpm_mux:Mux8\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux8 " "Instantiated megafunction \"lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011395 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux11 " "Elaborated megafunction instantiation \"lpm_mux:Mux11\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux11 " "Instantiated megafunction \"lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011411 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux15 " "Elaborated megafunction instantiation \"lpm_mux:Mux15\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux15 " "Instantiated megafunction \"lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011429 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux22 " "Elaborated megafunction instantiation \"lpm_mux:Mux22\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux22 " "Instantiated megafunction \"lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011467 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux29 " "Elaborated megafunction instantiation \"lpm_mux:Mux29\"" {  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux29 " "Instantiated megafunction \"lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011503 ""}  } { { "cpu.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/cpu.vhdl" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"dp:datapath\|lpm_mux:Mux0\"" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|lpm_mux:Mux0 " "Instantiated megafunction \"dp:datapath\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011540 ""}  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"dp:datapath\|lpm_mux:Mux4\"" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|lpm_mux:Mux4 " "Instantiated megafunction \"dp:datapath\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011569 ""}  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"dp:datapath\|lpm_mux:Mux15\"" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|lpm_mux:Mux15 " "Instantiated megafunction \"dp:datapath\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011615 ""}  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|rf:registrador\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"dp:datapath\|rf:registrador\|lpm_mux:Mux0\"" {  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|rf:registrador\|lpm_mux:Mux0 " "Instantiated megafunction \"dp:datapath\|rf:registrador\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011638 ""}  } { { "dp.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/dp.vhdl" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530305011692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530305011692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux0\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux0 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011775 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux1\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux1 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011785 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux2\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux2 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011795 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux3\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux3 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011805 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux4\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux4 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011814 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux5\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux5 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011824 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux6\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux6 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011836 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux7\"" {  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530305011846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux7 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530305011846 ""}  } { { "ctrl.vhdl" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Terceiro Projeto - Processador/ctrl.vhdl" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530305011846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530305012379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 17:43:32 2018 " "Processing ended: Fri Jun 29 17:43:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530305012379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530305012379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530305012379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530305012379 ""}
