
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 151680
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.562 ; gain = 0.000 ; free physical = 4844 ; free virtual = 29573
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:203]
INFO: [Synth 8-3491] module 'controller' declared at '/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:111' bound to instance 'cont' of component 'controller' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:245]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:127]
INFO: [Synth 8-3491] module 'convolutional_encoder' declared at '/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:33' bound to instance 'encoder' of component 'convolutional_encoder' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:248]
INFO: [Synth 8-638] synthesizing module 'convolutional_encoder' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:42]
INFO: [Synth 8-3491] module 'FF_D' declared at '/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:12' bound to instance 'FF1' of component 'FF_D' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:58]
INFO: [Synth 8-638] synthesizing module 'FF_D' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FF_D' (2#1) [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:21]
INFO: [Synth 8-3491] module 'FF_D' declared at '/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:12' bound to instance 'FF2' of component 'FF_D' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'convolutional_encoder' (3#1) [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:42]
INFO: [Synth 8-3491] module 'string_manager' declared at '/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:75' bound to instance 'str_mng' of component 'string_manager' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:251]
INFO: [Synth 8-638] synthesizing module 'string_manager' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:84]
ERROR: [Synth 8-27] else clause after check for clock not supported [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:92]
ERROR: [Synth 8-285] failed synthesizing module 'string_manager' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:84]
ERROR: [Synth 8-285] failed synthesizing module 'project_reti_logiche' [/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/seconda_implementazione.vhd:203]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.562 ; gain = 0.000 ; free physical = 4602 ; free virtual = 29331
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Jul 22 23:17:35 2022...
