

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Thu Dec 21 11:33:27 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.995 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_525_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_527_2  |        ?|        ?|        18|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 21 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%outpix_val_V_0_3 = alloca i32 1"   --->   Operation 22 'alloca' 'outpix_val_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%outpix_val_V_1_1 = alloca i32 1"   --->   Operation 23 'alloca' 'outpix_val_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%outpix_val_V_2_4 = alloca i32 1"   --->   Operation 24 'alloca' 'outpix_val_V_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 25 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 26 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = alloca i32 1"   --->   Operation 27 'alloca' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%hBarSel_3_loc_0 = alloca i32 1"   --->   Operation 28 'alloca' 'hBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 29 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 30 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 31 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%hdata_flag_0 = alloca i32 1"   --->   Operation 32 'alloca' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%hBarSel_loc_0 = alloca i32 1"   --->   Operation 33 'alloca' 'hBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 34 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 35 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%count_loc_0 = alloca i32 1"   --->   Operation 36 'alloca' 'count_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%count_new_0 = alloca i32 1"   --->   Operation 37 'alloca' 'count_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%count_flag_0 = alloca i32 1"   --->   Operation 38 'alloca' 'count_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_0 = alloca i32 1"   --->   Operation 39 'alloca' 'hBarSel_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%hBarSel_4_new_0 = alloca i32 1"   --->   Operation 40 'alloca' 'hBarSel_4_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%hBarSel_4_flag_0 = alloca i32 1"   --->   Operation 41 'alloca' 'hBarSel_4_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_loc_0 = alloca i32 1"   --->   Operation 42 'alloca' 's_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%s_new_0 = alloca i32 1"   --->   Operation 43 'alloca' 's_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%s_flag_0 = alloca i32 1"   --->   Operation 44 'alloca' 's_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 45 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 46 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 47 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = alloca i32 1"   --->   Operation 48 'alloca' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 50 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 51 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopHeight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 52 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_63 = trunc i16 %loopWidth" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 53 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%patternId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %patternId"   --->   Operation 54 'read' 'patternId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%color = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat"   --->   Operation 55 'read' 'color' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bck_motion_en_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %bck_motion_en"   --->   Operation 56 'read' 'bck_motion_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Zplate_Hor_Control_Start = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart"   --->   Operation 57 'read' 'Zplate_Hor_Control_Start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Zplate_Hor_Control_Delta = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta"   --->   Operation 58 'read' 'Zplate_Hor_Control_Delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Zplate_Ver_Control_Start = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart"   --->   Operation 59 'read' 'Zplate_Ver_Control_Start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Zplate_Ver_Control_Delta = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta"   --->   Operation 60 'read' 'Zplate_Ver_Control_Delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange"   --->   Operation 61 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef"   --->   Operation 62 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.55ns)   --->   "%cmp2_i209 = icmp_eq  i8 %color, i8 0"   --->   Operation 63 'icmp' 'cmp2_i209' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.24ns)   --->   "%outpix_val_V_0 = select i1 %cmp2_i209, i8 255, i8 76"   --->   Operation 64 'select' 'outpix_val_V_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln573)   --->   "%outpix_val_V_2 = xor i1 %cmp2_i209, i1 1"   --->   Operation 65 'xor' 'outpix_val_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln573 = select i1 %outpix_val_V_2, i8 255, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:573]   --->   Operation 66 'select' 'select_ln573' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.55ns)   --->   "%cmp6_i = icmp_eq  i8 %color, i8 1"   --->   Operation 67 'icmp' 'cmp6_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.24ns)   --->   "%outpix_val_V_0_1 = select i1 %cmp2_i209, i8 0, i8 149"   --->   Operation 68 'select' 'outpix_val_V_0_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.18ns)   --->   "%select_ln589_cast = select i1 %cmp2_i209, i8 0, i8 21"   --->   Operation 69 'select' 'select_ln589_cast' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%select_ln589_cast_cast_cast_cast = select i1 %cmp2_i209, i8 0, i8 29"   --->   Operation 70 'select' 'select_ln589_cast_cast_cast_cast' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.24ns)   --->   "%outpix_val_V_2_1 = select i1 %cmp2_i209, i8 255, i8 107"   --->   Operation 71 'select' 'outpix_val_V_2_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.24ns)   --->   "%outpix_val_V_2_2 = select i1 %cmp2_i209, i8 0, i8 128"   --->   Operation 72 'select' 'outpix_val_V_2_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.24ns)   --->   "%outpix_val_V_2_3 = select i1 %cmp2_i209, i8 255, i8 128"   --->   Operation 73 'select' 'outpix_val_V_2_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.81ns)   --->   "%add2_i = add i14 %empty_63, i14 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 74 'add' 'add2_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 75 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.73ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 76 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.81ns)   --->   "%add5_i = add i14 %empty, i14 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 77 'add' 'add5_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7"   --->   Operation 78 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.48ns)   --->   "%icmp = icmp_eq  i7 %tmp_11, i7 0"   --->   Operation 79 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7"   --->   Operation 80 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.48ns)   --->   "%icmp196 = icmp_ne  i7 %tmp_12, i7 0"   --->   Operation 81 'icmp' 'icmp196' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.81ns)   --->   "%add_i = add i14 %empty_63, i14 7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 82 'add' 'add_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 83 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%barWidth_cast = zext i11 %barWidth" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516]   --->   Operation 84 'zext' 'barWidth_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.55ns)   --->   "%cmp56_i = icmp_ne  i8 %color, i8 1"   --->   Operation 85 'icmp' 'cmp56_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 86 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%barHeight_cast_cast = zext i10 %tmp_5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 87 'zext' 'barHeight_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.73ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast_cast, i11 2047" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:515]   --->   Operation 88 'add' 'sub_i_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%rampStart_1 = load i8 %rampStart" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:549]   --->   Operation 89 'load' 'rampStart_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1098 = zext i8 %rampStart_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1098]   --->   Operation 90 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1098]   --->   Operation 91 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1116]   --->   Operation 92 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i8 %rampVal_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 93 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 94 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%hBarSel_2_load = load i8 %hBarSel_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1248]   --->   Operation 95 'load' 'hBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1260]   --->   Operation 96 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1352]   --->   Operation 97 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 98 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1417 = zext i3 %vBarSel_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 99 'zext' 'zext_ln1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%hBarSel_load = load i3 %hBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 100 'load' 'hBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1526 = zext i3 %hBarSel_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1526]   --->   Operation 101 'zext' 'zext_ln1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1526]   --->   Operation 102 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1557]   --->   Operation 103 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%hBarSel_3_load = load i3 %hBarSel_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1575]   --->   Operation 104 'load' 'hBarSel_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1632 = zext i3 %hBarSel_3_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1632]   --->   Operation 105 'zext' 'zext_ln1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1632]   --->   Operation 106 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.24ns)   --->   "%outpix_val_V_1_16 = select i1 %cmp2_i209, i8 %rampStart_1, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:549]   --->   Operation 107 'select' 'outpix_val_V_1_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_1, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1343]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.99ns)   --->   "%select_ln1150_1 = select i1 %cmp6_i, i2 1, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 109 'select' 'select_ln1150_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln525 = store i1 0, i1 %rampVal_3_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 110 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln525 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 111 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.70ns)   --->   "%store_ln525 = store i16 %zext_ln525, i16 %rampVal_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 112 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 113 [1/1] (1.70ns)   --->   "%store_ln525 = store i1 0, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 113 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 114 [1/1] (1.82ns)   --->   "%store_ln525 = store i32 %s_load, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 114 'store' 'store_ln525' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln525 = store i1 0, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 115 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 116 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln525 = store i1 0, i1 %count_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 117 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (1.70ns)   --->   "%store_ln525 = store i32 %count_load, i32 %count_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 118 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 119 [1/1] (1.70ns)   --->   "%store_ln525 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 119 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %zext_ln1417, i8 %vBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 120 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (1.70ns)   --->   "%store_ln525 = store i8 %zext_ln1526, i8 %hBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 121 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln525 = store i1 0, i1 %hdata_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 122 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln525 = store i16 %hdata_load, i16 %hdata_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 123 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 124 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (1.70ns)   --->   "%store_ln525 = store i8 %zext_ln1632, i8 %hBarSel_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 125 'store' 'store_ln525' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln525 = store i1 0, i1 %rampVal_2_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 126 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln525 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 127 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln525 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 128 'br' 'br_ln525' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i16 %y_2, void %._crit_edge.loopexit"   --->   Operation 129 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 130 'add' 'y_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln525 = trunc i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 131 'trunc' 'trunc_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.42ns)   --->   "%icmp_ln525 = icmp_eq  i16 %y, i16 %loopHeight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 132 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %.split14, void %._crit_edge201.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 133 'br' 'br_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:514]   --->   Operation 134 'specloopname' 'specloopname_ln514' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.42ns)   --->   "%cmp11_i304 = icmp_ne  i16 %y, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 135 'icmp' 'cmp11_i304' <Predicate = (!icmp_ln525)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y, i32 6, i32 7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525]   --->   Operation 136 'partselect' 'Sel' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln1517 = add i8 %rampStart_1, i8 %trunc_ln525" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1517]   --->   Operation 137 'add' 'add_ln1517' <Predicate = (!icmp_ln525)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.95ns)   --->   "%icmp_ln1607 = icmp_eq  i2 %Sel, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 138 'icmp' 'icmp_ln1607' <Predicate = (!icmp_ln525)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.95ns)   --->   "%icmp_ln1607_1 = icmp_eq  i2 %Sel, i2 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 139 'icmp' 'icmp_ln1607_1' <Predicate = (!icmp_ln525)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln1607 = or i1 %icmp_ln1607_1, i1 %icmp_ln1607" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 140 'or' 'or_ln1607' <Predicate = (!icmp_ln525)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.95ns)   --->   "%icmp_ln1607_2 = icmp_eq  i2 %Sel, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 141 'icmp' 'icmp_ln1607_2' <Predicate = (!icmp_ln525)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln527 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 142 'br' 'br_ln527' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0_load = load i1 %rampVal_2_flag_0"   --->   Operation 143 'load' 'rampVal_2_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:711]   --->   Operation 144 'read' 'motionSpeed_read' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln711 = add i8 %motionSpeed_read, i8 %rampStart_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:711]   --->   Operation 145 'add' 'add_ln711' <Predicate = (icmp_ln525)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln711 = store i8 %add_ln711, i8 %rampStart" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:711]   --->   Operation 146 'store' 'store_ln711' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0_load, void %._crit_edge201.loopexit.new90, void %mergeST89"   --->   Operation 147 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1600]   --->   Operation 148 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln525 & rampVal_2_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln1600 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1600]   --->   Operation 149 'store' 'store_ln1600' <Predicate = (icmp_ln525 & rampVal_2_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new90"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln525 & rampVal_2_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%hdata_flag_0_load = load i1 %hdata_flag_0"   --->   Operation 151 'load' 'hdata_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0_load, void %._crit_edge201.loopexit.new88, void %mergeST87"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1517]   --->   Operation 153 'load' 'hdata_new_0_load' <Predicate = (icmp_ln525 & hdata_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln1517 = store i16 %hdata_new_0_load, i16 %hdata" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1517]   --->   Operation 154 'store' 'store_ln1517' <Predicate = (icmp_ln525 & hdata_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new88"   --->   Operation 155 'br' 'br_ln0' <Predicate = (icmp_ln525 & hdata_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%count_flag_0_load = load i1 %count_flag_0"   --->   Operation 156 'load' 'count_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %count_flag_0_load, void %._crit_edge201.loopexit.new86, void %mergeST85"   --->   Operation 157 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%count_new_0_load = load i32 %count_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1260]   --->   Operation 158 'load' 'count_new_0_load' <Predicate = (icmp_ln525 & count_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln1260 = store i32 %count_new_0_load, i32 %count" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1260]   --->   Operation 159 'store' 'store_ln1260' <Predicate = (icmp_ln525 & count_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new86"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln525 & count_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%hBarSel_4_flag_0_load = load i1 %hBarSel_4_flag_0"   --->   Operation 161 'load' 'hBarSel_4_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hBarSel_4_flag_0_load, void %._crit_edge201.loopexit.new84, void %mergeST83"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%hBarSel_4_new_0_load = load i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 163 'load' 'hBarSel_4_new_0_load' <Predicate = (icmp_ln525 & hBarSel_4_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln1229 = store i8 %hBarSel_4_new_0_load, i8 %hBarSel_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 164 'store' 'store_ln1229' <Predicate = (icmp_ln525 & hBarSel_4_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new84"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln525 & hBarSel_4_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%s_flag_0_load = load i1 %s_flag_0"   --->   Operation 166 'load' 's_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %s_flag_0_load, void %._crit_edge201.loopexit.new82, void %mergeST81"   --->   Operation 167 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%s_new_0_load = load i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1226]   --->   Operation 168 'load' 's_new_0_load' <Predicate = (icmp_ln525 & s_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln1226 = store i32 %s_new_0_load, i32 %s" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1226]   --->   Operation 169 'store' 'store_ln1226' <Predicate = (icmp_ln525 & s_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new82"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln525 & s_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0_load = load i1 %rampVal_3_flag_0"   --->   Operation 171 'load' 'rampVal_3_flag_0_load' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0_load, void %._crit_edge201.loopexit.new, void %mergeST"   --->   Operation 172 'br' 'br_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1090]   --->   Operation 173 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln525 & rampVal_3_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln1090 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1090]   --->   Operation 174 'store' 'store_ln1090' <Predicate = (icmp_ln525 & rampVal_3_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge201.loopexit.new"   --->   Operation 175 'br' 'br_ln0' <Predicate = (icmp_ln525 & rampVal_3_flag_0_load)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln712 = ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:712]   --->   Operation 176 'ret' 'ret_ln712' <Predicate = (icmp_ln525)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%x = phi i16 0, void %.split14, i16 %x_2, void %.split._crit_edge"   --->   Operation 177 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 178 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%outpix_val_V_0_20 = trunc i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 179 'trunc' 'outpix_val_V_0_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln527 = zext i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 180 'zext' 'zext_ln527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln527_1 = zext i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 181 'zext' 'zext_ln527_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln527_1 = trunc i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 182 'trunc' 'trunc_ln527_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln527_2 = trunc i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 183 'trunc' 'trunc_ln527_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.42ns)   --->   "%icmp_ln527 = icmp_eq  i16 %x, i16 %loopWidth" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 184 'icmp' 'icmp_ln527' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (2.42ns)   --->   "%icmp_ln1089 = icmp_eq  i16 %x, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1089]   --->   Operation 185 'icmp' 'icmp_ln1089' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %icmp_ln527, void %.split, void %._crit_edge.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 186 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.42ns)   --->   "%switch_ln537 = switch i8 %patternId_read, void %.split._crit_edge, i8 1, void %_Z24tpgPatternHorizontalRampttth.exit, i8 2, void, i8 3, void, i8 4, void, i8 5, void, i8 6, void, i8 7, void, i8 8, void, i8 9, void %._crit_edge, i8 10, void, i8 11, void %arrayctor.loop.i, i8 12, void, i8 13, void %_ifconv, i8 14, void %_Z32tpgPatternVerticalHorizontalRampttth.exit, i8 15, void %arrayctor.loop.i376, i8 16, void %_Z7tpgPRBSth.exit, i8 17, void %._crit_edge7_ifconv, i8 18, void, i8 19, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:537]   --->   Operation 187 'switch' 'switch_ln537' <Predicate = (!icmp_ln527)> <Delay = 1.42>
ST_3 : Operation 188 [1/1] (1.55ns)   --->   "%icmp_ln1599 = icmp_eq  i8 %trunc_ln527_1, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1599]   --->   Operation 188 'icmp' 'icmp_ln1599' <Predicate = (!icmp_ln527 & patternId_read == 17)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln675 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 189 'br' 'br_ln675' <Predicate = (!icmp_ln527 & patternId_read == 17)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1545)   --->   "%or_ln1545 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1545]   --->   Operation 190 'or' 'or_ln1545' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1545 = icmp_eq  i16 %or_ln1545, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1545]   --->   Operation 191 'icmp' 'icmp_ln1545' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln1545 = br i1 %icmp_ln1545, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1545]   --->   Operation 192 'br' 'br_ln1545' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln1547 = store i10 0, i10 %yCount_V_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1547]   --->   Operation 193 'store' 'store_ln1547' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 1.58>
ST_3 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln1549 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1549]   --->   Operation 194 'br' 'br_ln1549' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 1.58>
ST_3 : Operation 195 [1/1] (1.70ns)   --->   "%store_ln1566 = store i10 0, i10 %xCount_V_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1566]   --->   Operation 195 'store' 'store_ln1566' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 1.70>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i11 %trunc_ln527_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 196 'zext' 'zext_ln1287' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tpgSinTableArray_9bit_addr = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1287" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 197 'getelementptr' 'tpgSinTableArray_9bit_addr' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load = load i11 %tpgSinTableArray_9bit_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 198 'load' 'tpgSinTableArray_9bit_load' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_3 : Operation 199 [1/1] (1.63ns)   --->   "%add_ln1288 = add i11 %trunc_ln527_2, i11 682" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 199 'add' 'add_ln1288' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1288 = zext i11 %add_ln1288" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 200 'zext' 'zext_ln1288' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tpgSinTableArray_9bit_addr_1 = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1288" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 201 'getelementptr' 'tpgSinTableArray_9bit_addr_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load_1 = load i11 %tpgSinTableArray_9bit_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 202 'load' 'tpgSinTableArray_9bit_load_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_3 : Operation 203 [1/1] (1.63ns)   --->   "%add_ln1289 = add i11 %trunc_ln527_2, i11 1364" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 203 'add' 'add_ln1289' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1289 = zext i11 %add_ln1289" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 204 'zext' 'zext_ln1289' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tpgSinTableArray_9bit_addr_2 = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1289" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 205 'getelementptr' 'tpgSinTableArray_9bit_addr_2' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load_2 = load i11 %tpgSinTableArray_9bit_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 206 'load' 'tpgSinTableArray_9bit_load_2' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp, void, void %_ifconv..split._crit_edge_crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 207 'br' 'br_ln1324' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1386)   --->   "%or_ln1386 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 208 'or' 'or_ln1386' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1386 = icmp_eq  i16 %or_ln1386, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 209 'icmp' 'icmp_ln1386' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln1386 = br i1 %icmp_ln1386, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 210 'br' 'br_ln1386' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln1388 = store i10 0, i10 %yCount_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1388]   --->   Operation 211 'store' 'store_ln1388' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 1.58>
ST_3 : Operation 212 [1/1] (1.58ns)   --->   "%br_ln1390 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1390]   --->   Operation 212 'br' 'br_ln1390' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 1.58>
ST_3 : Operation 213 [1/1] (1.70ns)   --->   "%store_ln1408 = store i10 0, i10 %xCount_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1408]   --->   Operation 213 'store' 'store_ln1408' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 1.70>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1342)   --->   "%or_ln1342 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1342]   --->   Operation 214 'or' 'or_ln1342' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1342 = icmp_eq  i16 %or_ln1342, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1342]   --->   Operation 215 'icmp' 'icmp_ln1342' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln1342 = br i1 %icmp_ln1342, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1342]   --->   Operation 216 'br' 'br_ln1342' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.97ns)   --->   "%and_ln1348 = and i1 %icmp_ln1089, i1 %cmp11_i304" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 217 'and' 'and_ln1348' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln1348 = br i1 %and_ln1348, void %_Z19tpgPatternZonePlatettttttth.exit, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 218 'br' 'br_ln1348' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln1344 = store i16 %Zplate_Ver_Control_Start, i16 %zonePlateVDelta" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1344]   --->   Operation 219 'store' 'store_ln1344' <Predicate = (!icmp_ln527 & patternId_read == 10 & icmp_ln1342)> <Delay = 1.58>
ST_3 : Operation 220 [1/1] (2.07ns)   --->   "%add_ln1357 = add i17 %zext_ln527_1, i17 131071" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 220 'add' 'add_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1357_1 = sext i17 %add_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 221 'sext' 'sext_ln1357_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_3 : Operation 222 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 222 'mul' 'mul_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln625 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:625]   --->   Operation 223 'br' 'br_ln625' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%lhs = load i11 %xBar_V"   --->   Operation 224 'load' 'lhs' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i11 %lhs"   --->   Operation 225 'zext' 'zext_ln1346' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.63ns)   --->   "%ret = add i12 %zext_ln1346, i12 1"   --->   Operation 226 'add' 'ret' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (1.99ns)   --->   "%icmp_ln878_3 = icmp_ult  i12 %ret, i12 %barWidth_cast"   --->   Operation 227 'icmp' 'icmp_ln878_3' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln213 = add i11 %lhs, i11 1"   --->   Operation 228 'add' 'add_ln213' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln1241 = br i1 %icmp_ln878_3, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1241]   --->   Operation 229 'br' 'br_ln1241' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.70ns)   --->   "%store_ln1239 = store i11 0, i11 %xBar_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1239]   --->   Operation 230 'store' 'store_ln1239' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1089)> <Delay = 1.70>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1110)   --->   "%or_ln1110 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1110]   --->   Operation 231 'or' 'or_ln1110' <Predicate = (!icmp_ln527 & patternId_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1110 = icmp_eq  i16 %or_ln1110, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1110]   --->   Operation 232 'icmp' 'icmp_ln1110' <Predicate = (!icmp_ln527 & patternId_read == 2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln1110 = br i1 %icmp_ln1110, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1110]   --->   Operation 233 'br' 'br_ln1110' <Predicate = (!icmp_ln527 & patternId_read == 2)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln1114 = br i1 %icmp_ln1089, void %_Z22tpgPatternVerticalRampttth.exit, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1114]   --->   Operation 234 'br' 'br_ln1114' <Predicate = (!icmp_ln527 & patternId_read == 2 & !icmp_ln1110)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.44>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%yCount_V_3_load = load i10 %yCount_V_3"   --->   Operation 235 'load' 'yCount_V_3_load' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i10 %yCount_V_3_load"   --->   Operation 236 'zext' 'zext_ln878_1' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_slt  i11 %zext_ln878_1, i11 %sub_i_i_i"   --->   Operation 237 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.97ns)   --->   "%and_ln1550 = and i1 %icmp_ln878_2, i1 %icmp_ln1089" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1550]   --->   Operation 238 'and' 'and_ln1550' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln1550 = br i1 %and_ln1550, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1550]   --->   Operation 239 'br' 'br_ln1550' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln1554 = br i1 %icmp_ln1089, void %.thread475, void %.thread470" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1554]   --->   Operation 240 'br' 'br_ln1554' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln1556 = store i10 0, i10 %yCount_V_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1556]   --->   Operation 241 'store' 'store_ln1556' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 1.58>
ST_4 : Operation 242 [1/1] (1.73ns)   --->   "%add_ln691_3 = add i10 %yCount_V_3_load, i10 1"   --->   Operation 242 'add' 'add_ln691_3' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & and_ln1550)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln691 = store i10 %add_ln691_3, i10 %yCount_V_3"   --->   Operation 243 'store' 'store_ln691' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & and_ln1550)> <Delay = 1.58>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%xCount_V_3_load = load i10 %xCount_V_3"   --->   Operation 244 'load' 'xCount_V_3_load' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (1.77ns)   --->   "%icmp_ln878_5 = icmp_ult  i10 %xCount_V_3_load, i10 %barWidthMinSamples"   --->   Operation 245 'icmp' 'icmp_ln878_5' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln1568 = br i1 %icmp_ln878_5, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1568]   --->   Operation 246 'br' 'br_ln1568' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (1.73ns)   --->   "%sub_ln692_1 = sub i10 %xCount_V_3_load, i10 %barWidthMinSamples"   --->   Operation 247 'sub' 'sub_ln692_1' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (1.70ns)   --->   "%store_ln692 = store i10 %sub_ln692_1, i10 %xCount_V_3"   --->   Operation 248 'store' 'store_ln692' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.70>
ST_4 : Operation 249 [1/1] (1.73ns)   --->   "%add_ln691_5 = add i10 %xCount_V_3_load, i10 1"   --->   Operation 249 'add' 'add_ln691_5' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & icmp_ln878_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (1.70ns)   --->   "%store_ln691 = store i10 %add_ln691_5, i10 %xCount_V_3"   --->   Operation 250 'store' 'store_ln691' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & icmp_ln878_5)> <Delay = 1.70>
ST_4 : Operation 251 [1/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load = load i11 %tpgSinTableArray_9bit_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 251 'load' 'tpgSinTableArray_9bit_load' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_4 : Operation 252 [1/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load_1 = load i11 %tpgSinTableArray_9bit_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 252 'load' 'tpgSinTableArray_9bit_load_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_4 : Operation 253 [1/2] (3.25ns)   --->   "%tpgSinTableArray_9bit_load_2 = load i11 %tpgSinTableArray_9bit_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 253 'load' 'tpgSinTableArray_9bit_load_2' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 2048> <ROM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%yCount_V_load = load i10 %yCount_V"   --->   Operation 254 'load' 'yCount_V_load' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i10 %yCount_V_load"   --->   Operation 255 'zext' 'zext_ln878' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_slt  i11 %zext_ln878, i11 %sub_i_i_i"   --->   Operation 256 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.97ns)   --->   "%and_ln1391 = and i1 %icmp_ln878, i1 %icmp_ln1089" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1391]   --->   Operation 257 'and' 'and_ln1391' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln1391 = br i1 %and_ln1391, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1391]   --->   Operation 258 'br' 'br_ln1391' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln1395 = br i1 %icmp_ln1089, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1395]   --->   Operation 259 'br' 'br_ln1395' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (1.58ns)   --->   "%store_ln1397 = store i10 0, i10 %yCount_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1397]   --->   Operation 260 'store' 'store_ln1397' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 1.58>
ST_4 : Operation 261 [1/1] (1.73ns)   --->   "%add_ln691 = add i10 %yCount_V_load, i10 1"   --->   Operation 261 'add' 'add_ln691' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386 & and_ln1391)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln691 = store i10 %add_ln691, i10 %yCount_V"   --->   Operation 262 'store' 'store_ln691' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386 & and_ln1391)> <Delay = 1.58>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%xCount_V_load = load i10 %xCount_V"   --->   Operation 263 'load' 'xCount_V_load' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (1.77ns)   --->   "%icmp_ln878_4 = icmp_ult  i10 %xCount_V_load, i10 %barWidthMinSamples"   --->   Operation 264 'icmp' 'icmp_ln878_4' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln1410 = br i1 %icmp_ln878_4, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1410]   --->   Operation 265 'br' 'br_ln1410' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.73ns)   --->   "%sub_ln692 = sub i10 %xCount_V_load, i10 %barWidthMinSamples"   --->   Operation 266 'sub' 'sub_ln692' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (1.70ns)   --->   "%store_ln692 = store i10 %sub_ln692, i10 %xCount_V"   --->   Operation 267 'store' 'store_ln692' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.70>
ST_4 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln691_4 = add i10 %xCount_V_load, i10 1"   --->   Operation 268 'add' 'add_ln691_4' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & icmp_ln878_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (1.70ns)   --->   "%store_ln691 = store i10 %add_ln691_4, i10 %xCount_V"   --->   Operation 269 'store' 'store_ln691' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & icmp_ln878_4)> <Delay = 1.70>
ST_4 : Operation 270 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 270 'mul' 'mul_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [1/1] (1.63ns)   --->   "%sub_ln213 = sub i11 %add_ln213, i11 %barWidth"   --->   Operation 271 'sub' 'sub_ln213' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & !icmp_ln878_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (1.70ns)   --->   "%store_ln1247 = store i11 %sub_ln213, i11 %xBar_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1247]   --->   Operation 272 'store' 'store_ln1247' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & !icmp_ln878_3)> <Delay = 1.70>
ST_4 : Operation 273 [1/1] (1.70ns)   --->   "%store_ln1243 = store i11 %add_ln213, i11 %xBar_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1243]   --->   Operation 273 'store' 'store_ln1243' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & icmp_ln878_3)> <Delay = 1.70>
ST_4 : Operation 274 [1/1] (3.10ns)   --->   "%store_ln1214 = store i8 %outpix_val_V_2_3, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 274 'store' 'store_ln1214' <Predicate = (!icmp_ln527 & patternId_read == 8)> <Delay = 3.10>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln1214 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge221" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 275 'br' 'br_ln1214' <Predicate = (!icmp_ln527 & patternId_read == 8)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (3.10ns)   --->   "%store_ln1198 = store i8 %outpix_val_V_2_2, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 276 'store' 'store_ln1198' <Predicate = (!icmp_ln527 & patternId_read == 7)> <Delay = 3.10>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln1198 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge222" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 277 'br' 'br_ln1198' <Predicate = (!icmp_ln527 & patternId_read == 7)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (3.10ns)   --->   "%store_ln1182 = store i8 %outpix_val_V_2_1, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 278 'store' 'store_ln1182' <Predicate = (!icmp_ln527 & patternId_read == 6)> <Delay = 3.10>
ST_4 : Operation 279 [1/1] (3.10ns)   --->   "%store_ln1182 = store i8 %select_ln589_cast_cast_cast_cast, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 279 'store' 'store_ln1182' <Predicate = (!icmp_ln527 & patternId_read == 6)> <Delay = 3.10>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln1182 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge223" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 280 'br' 'br_ln1182' <Predicate = (!icmp_ln527 & patternId_read == 6)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (3.10ns)   --->   "%store_ln1166 = store i8 %select_ln589_cast, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 281 'store' 'store_ln1166' <Predicate = (!icmp_ln527 & patternId_read == 5)> <Delay = 3.10>
ST_4 : Operation 282 [1/1] (3.10ns)   --->   "%store_ln1166 = store i8 %outpix_val_V_0_1, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 282 'store' 'store_ln1166' <Predicate = (!icmp_ln527 & patternId_read == 5)> <Delay = 3.10>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln1166 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge224" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 283 'br' 'br_ln1166' <Predicate = (!icmp_ln527 & patternId_read == 5)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (3.10ns)   --->   "%store_ln1150 = store i8 %select_ln573, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 284 'store' 'store_ln1150' <Predicate = (!icmp_ln527 & patternId_read == 4)> <Delay = 3.10>
ST_4 : Operation 285 [1/1] (3.10ns)   --->   "%store_ln1150 = store i8 %outpix_val_V_0, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 285 'store' 'store_ln1150' <Predicate = (!icmp_ln527 & patternId_read == 4)> <Delay = 3.10>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln1150 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge225" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 286 'br' 'br_ln1150' <Predicate = (!icmp_ln527 & patternId_read == 4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln1287 = trunc i9 %tpgSinTableArray_9bit_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 287 'trunc' 'trunc_ln1287' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (1.82ns)   --->   "%add_ln1287 = add i9 %tpgSinTableArray_9bit_load, i9 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 288 'add' 'add_ln1287' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%xor_ln1287 = xor i8 %trunc_ln1287, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 289 'xor' 'xor_ln1287' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1287, i32 8" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 290 'bitselect' 'tmp_13' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (1.24ns) (out node of the LUT)   --->   "%r = select i1 %tmp_13, i8 255, i8 %xor_ln1287" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 291 'select' 'r' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%trunc_ln1288 = trunc i9 %tpgSinTableArray_9bit_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 292 'trunc' 'trunc_ln1288' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (1.82ns)   --->   "%add_ln1288_1 = add i9 %tpgSinTableArray_9bit_load_1, i9 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 293 'add' 'add_ln1288_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%xor_ln1288 = xor i8 %trunc_ln1288, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 294 'xor' 'xor_ln1288' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1288_1, i32 8" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 295 'bitselect' 'tmp_14' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (1.24ns) (out node of the LUT)   --->   "%g = select i1 %tmp_14, i8 255, i8 %xor_ln1288" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 296 'select' 'g' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%trunc_ln1289 = trunc i9 %tpgSinTableArray_9bit_load_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 297 'trunc' 'trunc_ln1289' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.82ns)   --->   "%add_ln1289_1 = add i9 %tpgSinTableArray_9bit_load_2, i9 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 298 'add' 'add_ln1289_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%xor_ln1289 = xor i8 %trunc_ln1289, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 299 'xor' 'xor_ln1289' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1289_1, i32 8" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 300 'bitselect' 'tmp_15' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (1.24ns) (out node of the LUT)   --->   "%b = select i1 %tmp_15, i8 255, i8 %xor_ln1289" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 301 'select' 'b' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1301 = zext i8 %r" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 302 'zext' 'zext_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 303 [3/3] (1.05ns) (grouped into DSP with root node add_ln1301)   --->   "%mul_ln1301 = mul i15 %zext_ln1301, i15 77" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 303 'mul' 'mul_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1301_1 = zext i8 %g" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 304 'zext' 'zext_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 0.00>
ST_5 : Operation 305 [3/3] (1.05ns) (grouped into DSP with root node add_ln1302)   --->   "%mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 305 'mul' 'mul_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node add_ln1303)   --->   "%mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 306 'mul' 'mul_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 307 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 307 'mul' 'mul_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 308 [2/3] (1.05ns) (grouped into DSP with root node add_ln1301)   --->   "%mul_ln1301 = mul i15 %zext_ln1301, i15 77" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 308 'mul' 'mul_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 309 [3/3] (1.05ns) (grouped into DSP with root node add_ln1301_1)   --->   "%mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 309 'mul' 'mul_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 310 [3/3] (1.05ns) (grouped into DSP with root node add_ln1302_1)   --->   "%mul_ln1302 = mul i15 %zext_ln1301, i15 32725" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 310 'mul' 'mul_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 311 [2/3] (1.05ns) (grouped into DSP with root node add_ln1302)   --->   "%mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 311 'mul' 'mul_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln1303)   --->   "%mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 312 'mul' 'mul_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 313 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 313 'mul' 'mul_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul_ln1357, i32 1, i32 31" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 314 'partselect' 'trunc_ln' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1357 = sext i31 %trunc_ln" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 315 'sext' 'sext_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_6 : Operation 316 [2/2] (1.58ns)   --->   "%tmp_1 = call i32 @reg<int>, i32 %sext_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 316 'call' 'tmp_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln1301)   --->   "%mul_ln1301 = mul i15 %zext_ln1301, i15 77" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 317 'mul' 'mul_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 318 [2/3] (1.05ns) (grouped into DSP with root node add_ln1301_1)   --->   "%mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 318 'mul' 'mul_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1301 = add i15 %mul_ln1301, i15 4224" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 319 'add' 'add_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 320 [2/3] (1.05ns) (grouped into DSP with root node add_ln1302_1)   --->   "%mul_ln1302 = mul i15 %zext_ln1301, i15 32725" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 320 'mul' 'mul_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 321 [1/3] (0.00ns) (grouped into DSP with root node add_ln1302)   --->   "%mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 321 'mul' 'mul_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 322 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1302 = add i16 %mul_ln1302_1, i16 32896" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 322 'add' 'add_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %r, i7 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 323 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1303 = zext i15 %shl_ln2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 324 'zext' 'zext_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_7 : Operation 325 [1/3] (0.00ns) (grouped into DSP with root node add_ln1303)   --->   "%mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 325 'mul' 'mul_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 326 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1303 = add i16 %mul_ln1303, i16 %zext_ln1303" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 326 'add' 'add_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln1343 = store i16 %shl_ln, i16 %zonePlateVAddr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1343]   --->   Operation 327 'store' 'store_ln1343' <Predicate = (!icmp_ln527 & patternId_read == 10 & icmp_ln1342)> <Delay = 1.58>
ST_7 : Operation 328 [1/1] (1.70ns)   --->   "%store_ln1347 = store i16 %shl_ln, i16 %zonePlateVAddr_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1347]   --->   Operation 328 'store' 'store_ln1347' <Predicate = (!icmp_ln527 & patternId_read == 10 & icmp_ln1342)> <Delay = 1.70>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln1347 = br void %_Z19tpgPatternZonePlatettttttth.exit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1347]   --->   Operation 329 'br' 'br_ln1347' <Predicate = (!icmp_ln527 & patternId_read == 10 & icmp_ln1342)> <Delay = 0.00>
ST_7 : Operation 330 [1/2] (0.00ns)   --->   "%tmp_1 = call i32 @reg<int>, i32 %sext_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 330 'call' 'tmp_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln1357 = trunc i32 %tmp_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 331 'trunc' 'trunc_ln1357' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_7 : Operation 332 [3/3] (1.05ns) (grouped into DSP with root node add_ln1361)   --->   "%mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 332 'mul' 'mul_ln1357_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 333 [1/3] (0.00ns) (grouped into DSP with root node add_ln1301_1)   --->   "%mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 333 'mul' 'mul_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 334 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1301 = add i15 %mul_ln1301, i15 4224" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 334 'add' 'add_ln1301' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1301_5 = zext i15 %add_ln1301" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 335 'zext' 'zext_ln1301_5' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_8 : Operation 336 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1301_1 = add i16 %mul_ln1301_1, i16 %zext_ln1301_5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 336 'add' 'add_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 337 [1/3] (0.00ns) (grouped into DSP with root node add_ln1302_1)   --->   "%mul_ln1302 = mul i15 %zext_ln1301, i15 32725" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 337 'mul' 'mul_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into DSP with root node add_ln1302_1)   --->   "%sext_ln1302 = sext i15 %mul_ln1302" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 338 'sext' 'sext_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_8 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1302 = add i16 %mul_ln1302_1, i16 32896" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 339 'add' 'add_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1302_1 = add i16 %add_ln1302, i16 %sext_ln1302" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 340 'add' 'add_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 341 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1303 = add i16 %mul_ln1303, i16 %zext_ln1303" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 341 'add' 'add_ln1303' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0_load = load i16 %zonePlateVAddr_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1352]   --->   Operation 342 'load' 'zonePlateVAddr_loc_0_load' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%zonePlateVDelta_load = load i16 %zonePlateVDelta" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1352]   --->   Operation 343 'load' 'zonePlateVDelta_load' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (2.07ns)   --->   "%add_ln1352 = add i16 %zonePlateVDelta_load, i16 %zonePlateVAddr_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1352]   --->   Operation 344 'add' 'add_ln1352' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 345 [1/1] (1.58ns)   --->   "%store_ln1352 = store i16 %add_ln1352, i16 %zonePlateVAddr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1352]   --->   Operation 345 'store' 'store_ln1352' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 1.58>
ST_8 : Operation 346 [1/1] (2.07ns)   --->   "%add_ln1354 = add i16 %zonePlateVDelta_load, i16 %Zplate_Ver_Control_Delta" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1354]   --->   Operation 346 'add' 'add_ln1354' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (1.58ns)   --->   "%store_ln1354 = store i16 %add_ln1354, i16 %zonePlateVDelta" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1354]   --->   Operation 347 'store' 'store_ln1354' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 1.58>
ST_8 : Operation 348 [1/1] (1.70ns)   --->   "%store_ln1355 = store i16 %add_ln1352, i16 %zonePlateVAddr_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1355]   --->   Operation 348 'store' 'store_ln1355' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 1.70>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln1355 = br void %_Z19tpgPatternZonePlatettttttth.exit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1355]   --->   Operation 349 'br' 'br_ln1355' <Predicate = (!icmp_ln527 & patternId_read == 10 & !icmp_ln1342 & and_ln1348)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0_load_1 = load i16 %zonePlateVAddr_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361]   --->   Operation 350 'load' 'zonePlateVAddr_loc_0_load_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_8 : Operation 351 [2/3] (1.05ns) (grouped into DSP with root node add_ln1361)   --->   "%mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 351 'mul' 'mul_ln1357_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 0, void %.split14, i16 %add_ln537, void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:537]   --->   Operation 352 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%specpipeline_ln514 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:514]   --->   Operation 353 'specpipeline' 'specpipeline_ln514' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:514]   --->   Operation 354 'specloopname' 'specloopname_ln514' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (2.07ns)   --->   "%add_ln537 = add i16 %phi_mul, i16 %Zplate_Hor_Control_Start" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:537]   --->   Operation 355 'add' 'add_ln537' <Predicate = (!icmp_ln527)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1301_3 = zext i8 %b" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 356 'zext' 'zext_ln1301_3' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (4.17ns)   --->   "%mul_ln1301_2 = mul i13 %zext_ln1301_3, i13 29" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 357 'mul' 'mul_ln1301_2' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1301_1 = add i16 %mul_ln1301_1, i16 %zext_ln1301_5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 358 'add' 'add_ln1301_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 359 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1302_1 = add i16 %add_ln1302, i16 %sext_ln1302" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 359 'add' 'add_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node add_ln1361)   --->   "%mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 360 'mul' 'mul_ln1357_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 361 [1/1] (2.07ns)   --->   "%add_ln1361_1 = add i16 %phi_mul, i16 %zonePlateVAddr_loc_0_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361]   --->   Operation 361 'add' 'add_ln1361_1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1361 = add i16 %add_ln1361_1, i16 %mul_ln1357_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361]   --->   Operation 362 'add' 'add_ln1361' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.32>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1301_4 = zext i13 %mul_ln1301_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 363 'zext' 'zext_ln1301_4' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1301_6 = zext i16 %add_ln1301_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 364 'zext' 'zext_ln1301_6' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1301_7 = zext i13 %mul_ln1301_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 365 'zext' 'zext_ln1301_7' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (2.07ns)   --->   "%add_ln1301_2 = add i17 %zext_ln1301_6, i17 %zext_ln1301_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 366 'add' 'add_ln1301_2' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (2.07ns)   --->   "%add_ln1301_3 = add i16 %add_ln1301_1, i16 %zext_ln1301_7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 367 'add' 'add_ln1301_3' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b, i7 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 368 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1302 = zext i15 %shl_ln1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 369 'zext' 'zext_ln1302' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1302_1 = zext i16 %add_ln1302_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 370 'zext' 'zext_ln1302_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (2.07ns)   --->   "%add_ln1302_2 = add i17 %zext_ln1302_1, i17 %zext_ln1302" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302]   --->   Operation 371 'add' 'add_ln1302_2' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_19)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1301_2, i32 16" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1304]   --->   Operation 372 'bitselect' 'tmp_16' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_19)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1301_3, i32 8, i32 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1304]   --->   Operation 373 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_19)   --->   "%r_1 = select i1 %tmp_16, i8 255, i8 %trunc_ln7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1304]   --->   Operation 374 'select' 'r_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node g_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1302_2, i32 16" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1305]   --->   Operation 375 'bitselect' 'tmp_17' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node g_2)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln1302_2, i32 8, i32 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1305]   --->   Operation 376 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node g_2)   --->   "%g_1 = select i1 %tmp_17, i8 255, i8 %trunc_ln8" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1305]   --->   Operation 377 'select' 'g_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_0_19 = select i1 %cmp2_i209, i8 %r, i8 %r_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 378 'select' 'outpix_val_V_0_19' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (1.24ns) (out node of the LUT)   --->   "%g_2 = select i1 %cmp2_i209, i8 %g, i8 %g_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288]   --->   Operation 379 'select' 'g_2' <Predicate = (!icmp_ln527 & patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 380 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1361 = add i16 %add_ln1361_1, i16 %mul_ln1357_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361]   --->   Operation 380 'add' 'add_ln1361' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln1361, i32 5, i32 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 381 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1363 = zext i11 %lshr_ln1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 382 'zext' 'zext_ln1363' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%tpgSinTableArray_addr = getelementptr i20 %tpgSinTableArray, i64 0, i64 %zext_ln1363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 383 'getelementptr' 'tpgSinTableArray_addr' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_11 : Operation 384 [2/2] (3.25ns)   --->   "%tpgSinTableArray_load = load i11 %tpgSinTableArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 384 'load' 'tpgSinTableArray_load' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 2048> <ROM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 385 [1/1] (1.58ns)   --->   "%store_ln1548 = store i8 0, i8 %vBarSel_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 385 'store' 'store_ln1548' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 1.58>
ST_12 : Operation 386 [1/1] (1.58ns)   --->   "%store_ln1389 = store i3 0, i3 %vBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1389]   --->   Operation 386 'store' 'store_ln1389' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 1.58>
ST_12 : Operation 387 [1/2] (3.25ns)   --->   "%tpgSinTableArray_load = load i11 %tpgSinTableArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 387 'load' 'tpgSinTableArray_load' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 2048> <ROM>
ST_12 : Operation 388 [2/2] (0.00ns)   --->   "%tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 388 'call' 'tmp' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0_load = load i8 %vBarSel_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 389 'load' 'vBarSel_2_loc_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%vBarSel_loc_0_load = load i8 %vBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 390 'load' 'vBarSel_loc_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 391 [6/6] (4.13ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 391 'call' 'call_ret' <Predicate = (!icmp_ln527 & patternId_read == 19)> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln689 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:689]   --->   Operation 392 'br' 'br_ln689' <Predicate = (!icmp_ln527 & patternId_read == 19)> <Delay = 0.00>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%empty_65 = trunc i8 %vBarSel_2_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 393 'trunc' 'empty_65' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & !icmp_ln1089)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%shl_i5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_65, i4 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 394 'bitconcatenate' 'shl_i5' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & !icmp_ln1089)> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln1563 = br void %._crit_edge6" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1563]   --->   Operation 395 'br' 'br_ln1563' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & !icmp_ln1089)> <Delay = 1.58>
ST_13 : Operation 396 [1/1] (1.91ns)   --->   "%add_ln1557 = add i8 %vBarSel_2_loc_0_load, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1557]   --->   Operation 396 'add' 'add_ln1557' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln527_6 = trunc i8 %vBarSel_2_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 397 'trunc' 'trunc_ln527_6' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.97ns)   --->   "%xor_ln1557 = xor i1 %trunc_ln527_6, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1557]   --->   Operation 398 'xor' 'xor_ln1557' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (1.58ns)   --->   "%store_ln1557 = store i8 %add_ln1557, i8 %vBarSel_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1557]   --->   Operation 399 'store' 'store_ln1557' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 1.58>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%shl_i4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln1557, i4 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1557]   --->   Operation 400 'bitconcatenate' 'shl_i4' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (1.58ns)   --->   "%br_ln1563 = br void %._crit_edge5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1563]   --->   Operation 401 'br' 'br_ln1563' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & !and_ln1550 & icmp_ln1089)> <Delay = 1.58>
ST_13 : Operation 402 [1/1] (1.58ns)   --->   "%br_ln1553 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1553]   --->   Operation 402 'br' 'br_ln1553' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1545 & and_ln1550)> <Delay = 1.58>
ST_13 : Operation 403 [1/1] (1.58ns)   --->   "%store_ln1565 = store i3 0, i3 %hBarSel_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1565]   --->   Operation 403 'store' 'store_ln1565' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 1.58>
ST_13 : Operation 404 [5/5] (4.50ns)   --->   "%call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 404 'call' 'call_ret1' <Predicate = (!icmp_ln527 & patternId_read == 12)> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln641 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:641]   --->   Operation 405 'br' 'br_ln641' <Predicate = (!icmp_ln527 & patternId_read == 12)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%shl_i2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %vBarSel_loc_0_load, i3 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 406 'bitconcatenate' 'shl_i2' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (1.58ns)   --->   "%br_ln1405 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1405]   --->   Operation 407 'br' 'br_ln1405' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 1.58>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln527_5 = trunc i8 %vBarSel_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 408 'trunc' 'trunc_ln527_5' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (1.65ns)   --->   "%add_ln1398 = add i3 %trunc_ln527_5, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 409 'add' 'add_ln1398' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1398 = zext i3 %add_ln1398" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 410 'zext' 'zext_ln1398' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (1.58ns)   --->   "%store_ln1398 = store i3 %add_ln1398, i3 %vBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 411 'store' 'store_ln1398' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 1.58>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%shl_i1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln1398, i3 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 412 'bitconcatenate' 'shl_i1' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1405 = zext i6 %shl_i1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1405]   --->   Operation 413 'zext' 'zext_ln1405' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (1.58ns)   --->   "%br_ln1405 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1405]   --->   Operation 414 'br' 'br_ln1405' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089 & !icmp_ln1386 & !and_ln1391)> <Delay = 1.58>
ST_13 : Operation 415 [1/1] (1.58ns)   --->   "%br_ln1394 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1394]   --->   Operation 415 'br' 'br_ln1394' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1386 & and_ln1391)> <Delay = 1.58>
ST_13 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln1407 = store i3 0, i3 %hBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1407]   --->   Operation 416 'store' 'store_ln1407' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 1.58>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1363 = sext i20 %tpgSinTableArray_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 417 'sext' 'sext_ln1363' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 0.00>
ST_13 : Operation 418 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1363 = mul i28 %sext_ln1363, i28 221" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 418 'mul' 'mul_ln1363' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 419 [1/2] (0.00ns)   --->   "%tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 419 'call' 'tmp' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 420 [1/1] (2.42ns)   --->   "%icmp_ln1225 = icmp_eq  i16 %tmp, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 420 'icmp' 'icmp_ln1225' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (2.42ns)   --->   "%icmp_ln1256 = icmp_eq  i16 %tmp, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 421 'icmp' 'icmp_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln1256 = br i1 %icmp_ln1256, void %_ifconv18..split._crit_edge_crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 422 'br' 'br_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1258)   --->   "%or_ln1258 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 423 'or' 'or_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1258 = icmp_eq  i16 %or_ln1258, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 424 'icmp' 'icmp_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln1258, void %..split._crit_edge_crit_edge213, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 425 'br' 'br_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%count_loc_0_load = load i32 %count_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1260]   --->   Operation 426 'load' 'count_loc_0_load' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (2.55ns)   --->   "%add_ln1260 = add i32 %count_loc_0_load, i32 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1260]   --->   Operation 427 'add' 'add_ln1260' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.90>
ST_14 : Operation 428 [5/6] (4.81ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 428 'call' 'call_ret' <Predicate = (!icmp_ln527 & patternId_read == 19)> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_2 = phi i8 0, void, i8 %vBarSel_2_loc_0_load, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 429 'phi' 'vBarSel_2_loc_2' <Predicate = (!icmp_ln527 & patternId_read == 15 & and_ln1550) | (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%empty_66 = trunc i8 %vBarSel_2_loc_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 430 'trunc' 'empty_66' <Predicate = (!icmp_ln527 & patternId_read == 15 & and_ln1550) | (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%shl_i3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_66, i4 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 431 'bitconcatenate' 'shl_i3' <Predicate = (!icmp_ln527 & patternId_read == 15 & and_ln1550) | (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (1.58ns)   --->   "%br_ln1563 = br i1 %icmp_ln1089, void %._crit_edge6, void %._crit_edge5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1563]   --->   Operation 432 'br' 'br_ln1563' <Predicate = (!icmp_ln527 & patternId_read == 15 & and_ln1550) | (!icmp_ln527 & patternId_read == 15 & icmp_ln1545)> <Delay = 1.58>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_4 = phi i8 %vBarSel_2_loc_2, void, i8 %vBarSel_2_loc_0_load, void %.thread475" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 433 'phi' 'vBarSel_2_loc_4' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%shl_i386478 = phi i5 %shl_i3, void, i5 %shl_i5, void %.thread475" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 434 'phi' 'shl_i386478' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%hBarSel_3_loc_0_load = load i8 %hBarSel_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 435 'load' 'hBarSel_3_loc_0_load' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln527_8 = trunc i8 %hBarSel_3_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 436 'trunc' 'trunc_ln527_8' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (1.65ns)   --->   "%add_ln1575 = add i3 %trunc_ln527_8, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1575]   --->   Operation 437 'add' 'add_ln1575' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1575 = zext i3 %add_ln1575" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1575]   --->   Operation 438 'zext' 'zext_ln1575' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (1.58ns)   --->   "%store_ln1575 = store i3 %add_ln1575, i3 %hBarSel_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1575]   --->   Operation 439 'store' 'store_ln1575' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.58>
ST_14 : Operation 440 [1/1] (1.70ns)   --->   "%store_ln1575 = store i8 %zext_ln1575, i8 %hBarSel_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1575]   --->   Operation 440 'store' 'store_ln1575' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.70>
ST_14 : Operation 441 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 441 'br' 'br_ln0' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & !icmp_ln878_5)> <Delay = 1.58>
ST_14 : Operation 442 [1/1] (1.58ns)   --->   "%br_ln1571 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1571]   --->   Operation 442 'br' 'br_ln1571' <Predicate = (!icmp_ln527 & patternId_read == 15 & !icmp_ln1089 & icmp_ln878_5)> <Delay = 1.58>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_3 = phi i8 %vBarSel_2_loc_2, void, i8 %add_ln1557, void %.thread470" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 443 'phi' 'vBarSel_2_loc_3' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%shl_i386474 = phi i5 %shl_i3, void, i5 %shl_i4, void %.thread470" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 444 'phi' 'shl_i386474' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (1.70ns)   --->   "%store_ln1567 = store i8 0, i8 %hBarSel_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1567]   --->   Operation 445 'store' 'store_ln1567' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 1.70>
ST_14 : Operation 446 [1/1] (1.58ns)   --->   "%br_ln1567 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1567]   --->   Operation 446 'br' 'br_ln1567' <Predicate = (!icmp_ln527 & patternId_read == 15 & icmp_ln1089)> <Delay = 1.58>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_5 = phi i8 %vBarSel_2_loc_3, void %._crit_edge5, i8 %vBarSel_2_loc_4, void, i8 %vBarSel_2_loc_4, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 447 'phi' 'vBarSel_2_loc_5' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (1.58ns)   --->   "%store_ln1580 = store i8 %vBarSel_2_loc_5, i8 %vBarSel_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 448 'store' 'store_ln1580' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 1.58>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln1301_2 = zext i8 %b" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301]   --->   Operation 449 'zext' 'zext_ln1301_2' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_14 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node add_ln1303_1)   --->   "%mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 450 'mul' 'mul_ln1303_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 451 [4/5] (4.90ns)   --->   "%call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 451 'call' 'call_ret1' <Predicate = (!icmp_ln527 & patternId_read == 12)> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%vBarSel_loc_2 = phi i8 0, void, i8 %vBarSel_loc_0_load, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 452 'phi' 'vBarSel_loc_2' <Predicate = (!icmp_ln527 & patternId_read == 11 & and_ln1391) | (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %vBarSel_loc_2, i3 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 453 'bitconcatenate' 'shl_i' <Predicate = (!icmp_ln527 & patternId_read == 11 & and_ln1391) | (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (1.58ns)   --->   "%br_ln1405 = br i1 %icmp_ln1089, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1405]   --->   Operation 454 'br' 'br_ln1405' <Predicate = (!icmp_ln527 & patternId_read == 11 & and_ln1391) | (!icmp_ln527 & patternId_read == 11 & icmp_ln1386)> <Delay = 1.58>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%vBarSel_loc_4 = phi i8 %vBarSel_loc_2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i8 %vBarSel_loc_0_load, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 455 'phi' 'vBarSel_loc_4' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%shl_i321458 = phi i11 %shl_i, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i11 %shl_i2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 456 'phi' 'shl_i321458' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%hBarSel_loc_0_load = load i8 %hBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 457 'load' 'hBarSel_loc_0_load' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln527_7 = trunc i8 %hBarSel_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 458 'trunc' 'trunc_ln527_7' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (1.65ns)   --->   "%add_ln1417 = add i3 %trunc_ln527_7, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 459 'add' 'add_ln1417' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1417_1 = zext i3 %add_ln1417" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 460 'zext' 'zext_ln1417_1' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (1.58ns)   --->   "%store_ln1417 = store i3 %add_ln1417, i3 %hBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 461 'store' 'store_ln1417' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.58>
ST_14 : Operation 462 [1/1] (1.70ns)   --->   "%store_ln1417 = store i8 %zext_ln1417_1, i8 %hBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 462 'store' 'store_ln1417' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.70>
ST_14 : Operation 463 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 463 'br' 'br_ln0' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & !icmp_ln878_4)> <Delay = 1.58>
ST_14 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln1413 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1413]   --->   Operation 464 'br' 'br_ln1413' <Predicate = (!icmp_ln527 & patternId_read == 11 & !icmp_ln1089 & icmp_ln878_4)> <Delay = 1.58>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%vBarSel_loc_3 = phi i8 %vBarSel_loc_2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i8 %zext_ln1398, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 465 'phi' 'vBarSel_loc_3' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%shl_i321454 = phi i11 %shl_i, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i11 %zext_ln1405, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 466 'phi' 'shl_i321454' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (1.70ns)   --->   "%store_ln1409 = store i8 0, i8 %hBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 467 'store' 'store_ln1409' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 1.70>
ST_14 : Operation 468 [1/1] (1.58ns)   --->   "%br_ln1409 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 468 'br' 'br_ln1409' <Predicate = (!icmp_ln527 & patternId_read == 11 & icmp_ln1089)> <Delay = 1.58>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%vBarSel_loc_5 = phi i8 %vBarSel_loc_3, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge, i8 %vBarSel_loc_4, void, i8 %vBarSel_loc_4, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 469 'phi' 'vBarSel_loc_5' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (1.58ns)   --->   "%store_ln1422 = store i8 %vBarSel_loc_5, i8 %vBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 470 'store' 'store_ln1422' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 1.58>
ST_14 : Operation 471 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1363 = mul i28 %sext_ln1363, i28 221" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 471 'mul' 'mul_ln1363' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%s_loc_0_load = load i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 472 'load' 's_loc_0_load' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1225)> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%s_new_0_load_1 = load i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 473 'load' 's_new_0_load_1' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1225)> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%s_flag_0_load_1 = load i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 474 'load' 's_flag_0_load_1' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.97ns)   --->   "%or_ln1225 = or i1 %icmp_ln1225, i1 %s_flag_0_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 475 'or' 'or_ln1225' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/1] (0.69ns)   --->   "%select_ln1225 = select i1 %icmp_ln1225, i32 0, i32 %s_new_0_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 476 'select' 'select_ln1225' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 477 [1/1] (0.69ns)   --->   "%select_ln1225_1 = select i1 %icmp_ln1225, i32 0, i32 %s_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 477 'select' 'select_ln1225_1' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load = load i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel"   --->   Operation 478 'load' 'guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln1229 = trunc i32 %select_ln1225_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 479 'trunc' 'trunc_ln1229' <Predicate = (!icmp_ln527 & patternId_read == 9 & !guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load)> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel"   --->   Operation 480 'store' 'store_ln0' <Predicate = (!icmp_ln527 & patternId_read == 9 & !guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load)> <Delay = 0.00>
ST_14 : Operation 481 [1/1] (1.58ns)   --->   "%br_ln0 = br void %thread-pre-split"   --->   Operation 481 'br' 'br_ln0' <Predicate = (!icmp_ln527 & patternId_read == 9 & !guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load)> <Delay = 1.58>
ST_14 : Operation 482 [1/1] (1.70ns)   --->   "%store_ln1256 = store i1 %or_ln1225, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 482 'store' 'store_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1256)> <Delay = 1.70>
ST_14 : Operation 483 [1/1] (1.70ns)   --->   "%store_ln1256 = store i32 %select_ln1225, i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 483 'store' 'store_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1256)> <Delay = 1.70>
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln1256 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 484 'br' 'br_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1256)> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (1.70ns)   --->   "%store_ln1258 = store i1 %or_ln1225, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 485 'store' 'store_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 1.70>
ST_14 : Operation 486 [1/1] (1.70ns)   --->   "%store_ln1258 = store i32 %select_ln1225, i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 486 'store' 'store_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 1.70>
ST_14 : Operation 487 [1/1] (1.82ns)   --->   "%store_ln1258 = store i32 %select_ln1225_1, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 487 'store' 'store_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 1.82>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln1258 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 488 'br' 'br_ln1258' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 0.00>
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln1225_1, i32 3, i32 31" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 489 'partselect' 'tmp_23' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258)> <Delay = 0.00>
ST_14 : Operation 490 [1/1] (2.46ns)   --->   "%icmp_ln1262 = icmp_slt  i29 %tmp_23, i29 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 490 'icmp' 'icmp_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln1262 = br i1 %icmp_ln1262, void %..split._crit_edge_crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 491 'br' 'br_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258)> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (1.70ns)   --->   "%store_ln1262 = store i1 1, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 492 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.70>
ST_14 : Operation 493 [1/1] (1.70ns)   --->   "%store_ln1262 = store i32 0, i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 493 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.70>
ST_14 : Operation 494 [1/1] (1.58ns)   --->   "%store_ln1262 = store i1 1, i1 %count_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 494 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.58>
ST_14 : Operation 495 [1/1] (1.58ns)   --->   "%store_ln1262 = store i32 %add_ln1260, i32 %count_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 495 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.58>
ST_14 : Operation 496 [1/1] (1.70ns)   --->   "%store_ln1262 = store i32 %add_ln1260, i32 %count_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 496 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.70>
ST_14 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln1262 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 497 'br' 'br_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 0.00>
ST_14 : Operation 498 [1/1] (2.47ns)   --->   "%icmp_ln1264 = icmp_eq  i32 %add_ln1260, i32 10" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 498 'icmp' 'icmp_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln1264 = br i1 %icmp_ln1264, void %..split._crit_edge_crit_edge212, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 499 'br' 'br_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262)> <Delay = 0.00>
ST_14 : Operation 500 [1/1] (1.70ns)   --->   "%store_ln1264 = store i1 %or_ln1225, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 500 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.70>
ST_14 : Operation 501 [1/1] (1.70ns)   --->   "%store_ln1264 = store i32 %select_ln1225, i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 501 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.70>
ST_14 : Operation 502 [1/1] (1.58ns)   --->   "%store_ln1264 = store i32 %add_ln1260, i32 %count_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 502 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.58>
ST_14 : Operation 503 [1/1] (1.70ns)   --->   "%store_ln1264 = store i32 %add_ln1260, i32 %count_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 503 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.70>
ST_14 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln1264 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 504 'br' 'br_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 0.00>
ST_14 : Operation 505 [1/1] (2.55ns)   --->   "%add_ln1266 = add i32 %select_ln1225_1, i32 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1266]   --->   Operation 505 'add' 'add_ln1266' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 506 [2/2] (1.58ns)   --->   "%tmp_2 = call i32 @reg<int>, i32 %add_ln1266" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1266]   --->   Operation 506 'call' 'tmp_2' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 507 [1/1] (1.70ns)   --->   "%store_ln1268 = store i1 1, i1 %s_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 507 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.70>
ST_14 : Operation 508 [1/1] (1.58ns)   --->   "%store_ln1268 = store i1 1, i1 %count_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 508 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.58>
ST_14 : Operation 509 [1/1] (1.58ns)   --->   "%store_ln1268 = store i32 0, i32 %count_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 509 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.58>
ST_14 : Operation 510 [1/1] (1.70ns)   --->   "%store_ln1268 = store i32 0, i32 %count_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 510 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.70>
ST_14 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln1268 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 511 'br' 'br_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.90>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_0_load = load i8 %hBarSel_4_loc_0"   --->   Operation 512 'load' 'hBarSel_4_loc_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%hBarSel_4_new_0_load_1 = load i8 %hBarSel_4_new_0"   --->   Operation 513 'load' 'hBarSel_4_new_0_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%hBarSel_4_flag_0_load_1 = load i1 %hBarSel_4_flag_0"   --->   Operation 514 'load' 'hBarSel_4_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [4/6] (4.81ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 515 'call' 'call_ret' <Predicate = (!icmp_ln527 & patternId_read == 19)> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%phi_ln1578 = phi i5 %shl_i386474, void %._crit_edge5, i5 %shl_i386478, void, i5 %shl_i386478, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 516 'phi' 'phi_ln1578' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%hBarSel_3_loc_0_load_1 = load i8 %hBarSel_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 517 'load' 'hBarSel_3_loc_0_load_1' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln1578 = trunc i8 %hBarSel_3_loc_0_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 518 'trunc' 'trunc_ln1578' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.78ns)   --->   "%tBarSel = or i5 %phi_ln1578, i5 %trunc_ln1578" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 519 'or' 'tBarSel' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%idxprom47_i = zext i5 %tBarSel" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 520 'zext' 'idxprom47_i' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %idxprom47_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 521 'getelementptr' 'tpgCheckerBoardArray_addr' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 0.00>
ST_15 : Operation 522 [2/2] (2.32ns)   --->   "%tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 522 'load' 'tpgCheckerBoardArray_load' <Predicate = (!icmp_ln527 & patternId_read == 15)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 32> <ROM>
ST_15 : Operation 523 [2/3] (1.05ns) (grouped into DSP with root node add_ln1303_1)   --->   "%mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 523 'mul' 'mul_ln1303_1' <Predicate = (!icmp_ln527 & patternId_read == 13 & !cmp2_i209)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 524 [3/5] (4.90ns)   --->   "%call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 524 'call' 'call_ret1' <Predicate = (!icmp_ln527 & patternId_read == 12)> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%shl_i321453 = phi i11 %shl_i321454, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge, i11 %shl_i321458, void, i11 %shl_i321458, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 525 'phi' 'shl_i321453' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%hBarSel_loc_0_load_1 = load i8 %hBarSel_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 526 'load' 'hBarSel_loc_0_load_1' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln1420 = trunc i11 %shl_i321453" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 527 'trunc' 'trunc_ln1420' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.99ns)   --->   "%or_ln1420 = or i8 %trunc_ln1420, i8 %hBarSel_loc_0_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 528 'or' 'or_ln1420' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %shl_i321453, i32 8, i32 10" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 529 'partselect' 'tmp_3' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %tmp_3, i8 %or_ln1420" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 530 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%idxprom51_i = zext i11 %tmp_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 531 'zext' 'idxprom51_i' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %idxprom51_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 532 'getelementptr' 'tpgTartanBarArray_addr' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 0.00>
ST_15 : Operation 533 [2/2] (2.32ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 533 'load' 'tpgTartanBarArray_load' <Predicate = (!icmp_ln527 & patternId_read == 11)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_15 : Operation 534 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1363 = mul i28 %sext_ln1363, i28 221" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 534 'mul' 'mul_ln1363' <Predicate = (!icmp_ln527 & patternId_read == 10)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 535 [1/1] (1.58ns)   --->   "%br_ln1229 = br i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load, void %codeRepl, void %thread-pre-split" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 535 'br' 'br_ln1229' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 1.58>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_2 = phi i8 %hBarSel_4_loc_0_load, void %._crit_edge, i8 %trunc_ln1229, void %codeRepl" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 536 'phi' 'hBarSel_4_loc_2' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln1232 = trunc i8 %hBarSel_4_loc_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1232]   --->   Operation 537 'trunc' 'trunc_ln1232' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%empty_64 = trunc i32 %select_ln1225_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 538 'trunc' 'empty_64' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln1236 = br i1 %icmp_ln1089, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1236]   --->   Operation 539 'br' 'br_ln1236' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (1.65ns)   --->   "%add_ln1248 = add i3 %trunc_ln1232, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1248]   --->   Operation 540 'add' 'add_ln1248' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & !icmp_ln878_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (1.70ns)   --->   "%br_ln1240 = br void %_ifconv18" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1240]   --->   Operation 541 'br' 'br_ln1240' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1089)> <Delay = 1.70>
ST_15 : Operation 542 [1/1] (1.82ns)   --->   "%store_ln1256 = store i32 %select_ln1225_1, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 542 'store' 'store_ln1256' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1256)> <Delay = 1.82>
ST_15 : Operation 543 [1/1] (1.82ns)   --->   "%store_ln1262 = store i32 0, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 543 'store' 'store_ln1262' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.82>
ST_15 : Operation 544 [1/1] (1.82ns)   --->   "%store_ln1264 = store i32 %select_ln1225_1, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 544 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.82>
ST_15 : Operation 545 [1/1] (1.58ns)   --->   "%store_ln1264 = store i1 1, i1 %count_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 545 'store' 'store_ln1264' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.58>
ST_15 : Operation 546 [1/2] (0.00ns)   --->   "%tmp_2 = call i32 @reg<int>, i32 %add_ln1266" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1266]   --->   Operation 546 'call' 'tmp_2' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 547 [1/1] (1.70ns)   --->   "%store_ln1268 = store i32 %tmp_2, i32 %s_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 547 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.70>
ST_15 : Operation 548 [1/1] (1.82ns)   --->   "%store_ln1268 = store i32 %tmp_2, i32 %s_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 548 'store' 'store_ln1268' <Predicate = (!icmp_ln527 & patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.82>

State 16 <SV = 15> <Delay = 4.90>
ST_16 : Operation 549 [3/6] (4.81ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 549 'call' 'call_ret' <Predicate = (patternId_read == 19)> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 550 [1/2] (2.32ns)   --->   "%tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 550 'load' 'tpgCheckerBoardArray_load' <Predicate = (patternId_read == 15)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 32> <ROM>
ST_16 : Operation 551 [1/1] (0.00ns)   --->   "%idxprom49_i_cast_cast_cast_cast = sext i2 %tpgCheckerBoardArray_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 551 'sext' 'idxprom49_i_cast_cast_cast_cast' <Predicate = (patternId_read == 15)> <Delay = 0.00>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%idxprom49_i_cast_cast_cast_cast_cast = zext i3 %idxprom49_i_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1578]   --->   Operation 552 'zext' 'idxprom49_i_cast_cast_cast_cast_cast' <Predicate = (patternId_read == 15)> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln1580 = br i1 %cmp2_i209, void %_ifconv25, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 553 'br' 'br_ln1580' <Predicate = (patternId_read == 15)> <Delay = 0.00>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr_2 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 554 'getelementptr' 'tpgBarSelYuv_y_addr_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 555 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 555 'load' 'tpgBarSelYuv_y_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr_2 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 556 'getelementptr' 'tpgBarSelYuv_v_addr_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 557 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 557 'load' 'tpgBarSelYuv_v_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr_2 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 558 'getelementptr' 'tpgBarSelYuv_u_addr_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 559 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 559 'load' 'tpgBarSelYuv_u_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln1582 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 560 'br' 'br_ln1582' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 561 'getelementptr' 'tpgBarSelRgb_r_addr_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 562 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 562 'load' 'tpgBarSelRgb_r_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 563 'getelementptr' 'tpgBarSelRgb_g_addr_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 564 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 564 'load' 'tpgBarSelRgb_g_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 565 'getelementptr' 'tpgBarSelRgb_b_addr_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 566 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 566 'load' 'tpgBarSelRgb_b_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln1582 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 567 'br' 'br_ln1582' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln1303_1)   --->   "%mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 568 'mul' 'mul_ln1303_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 569 [1/1] (0.00ns) (grouped into DSP with root node add_ln1303_1)   --->   "%sext_ln1303 = sext i14 %mul_ln1303_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 569 'sext' 'sext_ln1303' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 570 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1303_1 = add i16 %sext_ln1303, i16 32896" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 570 'add' 'add_ln1303_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 571 [2/5] (4.90ns)   --->   "%call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 571 'call' 'call_ret1' <Predicate = (patternId_read == 12)> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 572 [1/2] (2.32ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 572 'load' 'tpgTartanBarArray_load' <Predicate = (patternId_read == 11)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%idxprom53_i = zext i3 %tpgTartanBarArray_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1420]   --->   Operation 573 'zext' 'idxprom53_i' <Predicate = (patternId_read == 11)> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln1422 = br i1 %cmp2_i209, void %_ifconv23, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 574 'br' 'br_ln1422' <Predicate = (patternId_read == 11)> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr_1 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 575 'getelementptr' 'tpgBarSelYuv_y_addr_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 576 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 576 'load' 'tpgBarSelYuv_y_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr_1 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 577 'getelementptr' 'tpgBarSelYuv_v_addr_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 578 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 578 'load' 'tpgBarSelYuv_v_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr_1 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 579 'getelementptr' 'tpgBarSelYuv_u_addr_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 580 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 580 'load' 'tpgBarSelYuv_u_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln1424 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 581 'br' 'br_ln1424' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 582 'getelementptr' 'tpgBarSelRgb_r_addr_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 583 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 583 'load' 'tpgBarSelRgb_r_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 584 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 584 'getelementptr' 'tpgBarSelRgb_g_addr_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 585 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 585 'load' 'tpgBarSelRgb_g_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom53_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 586 'getelementptr' 'tpgBarSelRgb_b_addr_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 587 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 587 'load' 'tpgBarSelRgb_b_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln1424 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 588 'br' 'br_ln1424' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 589 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1363 = mul i28 %sext_ln1363, i28 221" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 589 'mul' 'mul_ln1363' <Predicate = (patternId_read == 10)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln1363 = trunc i28 %mul_ln1363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 590 'trunc' 'trunc_ln1363' <Predicate = (patternId_read == 10)> <Delay = 0.00>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%hBarSel_4_flag_2 = phi i1 %hBarSel_4_flag_0_load_1, void %._crit_edge, i1 1, void %codeRepl"   --->   Operation 591 'phi' 'hBarSel_4_flag_2' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%hBarSel_4_new_2 = phi i8 %hBarSel_4_new_0_load_1, void %._crit_edge, i8 %trunc_ln1229, void %codeRepl" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1229]   --->   Operation 592 'phi' 'hBarSel_4_new_2' <Predicate = (!icmp_ln527 & patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%and_ln1248_cast = zext i3 %add_ln1248" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1248]   --->   Operation 593 'zext' 'and_ln1248_cast' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & !icmp_ln878_3)> <Delay = 0.00>
ST_16 : Operation 594 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ifconv18"   --->   Operation 594 'br' 'br_ln0' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & !icmp_ln878_3)> <Delay = 1.70>
ST_16 : Operation 595 [1/1] (1.70ns)   --->   "%br_ln1244 = br void %_ifconv18" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1244]   --->   Operation 595 'br' 'br_ln1244' <Predicate = (!icmp_ln527 & patternId_read == 9 & !icmp_ln1089 & icmp_ln878_3)> <Delay = 1.70>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%hBarSel_4_flag_3 = phi i1 1, void, i1 %hBarSel_4_flag_2, void, i1 1, void"   --->   Operation 596 'phi' 'hBarSel_4_flag_3' <Predicate = (patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%hBarSel_4_new_3 = phi i8 %empty_64, void, i8 %hBarSel_4_new_2, void, i8 %and_ln1248_cast, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 597 'phi' 'hBarSel_4_new_3' <Predicate = (patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_3 = phi i8 %empty_64, void, i8 %hBarSel_4_loc_2, void, i8 %and_ln1248_cast, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 598 'phi' 'hBarSel_4_loc_3' <Predicate = (patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%idxprom38_i = zext i8 %hBarSel_4_loc_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1225]   --->   Operation 599 'zext' 'idxprom38_i' <Predicate = (patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 600 'getelementptr' 'tpgBarSelRgb_r_addr' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 601 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 601 'load' 'tpgBarSelRgb_r_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 602 'getelementptr' 'tpgBarSelRgb_g_addr' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 603 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 603 'load' 'tpgBarSelRgb_g_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1253]   --->   Operation 604 'getelementptr' 'tpgBarSelRgb_b_addr' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 605 [2/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1253]   --->   Operation 605 'load' 'tpgBarSelRgb_b_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 606 'getelementptr' 'tpgBarSelYuv_y_addr' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 607 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 607 'load' 'tpgBarSelYuv_y_load' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 608 'getelementptr' 'tpgBarSelYuv_v_addr' <Predicate = (patternId_read == 9)> <Delay = 0.00>
ST_16 : Operation 609 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 609 'load' 'tpgBarSelYuv_v_load' <Predicate = (patternId_read == 9)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom38_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 610 'getelementptr' 'tpgBarSelYuv_u_addr' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 611 [2/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 611 'load' 'tpgBarSelYuv_u_load' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 612 [1/1] (1.58ns)   --->   "%store_ln1256 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 612 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 1.58>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln1256 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 613 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (1.58ns)   --->   "%store_ln1256 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 614 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 1.58>
ST_16 : Operation 615 [1/1] (1.58ns)   --->   "%store_ln1258 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 615 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 1.58>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%store_ln1258 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 616 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 0.00>
ST_16 : Operation 617 [1/1] (1.58ns)   --->   "%store_ln1258 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 617 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 1.58>
ST_16 : Operation 618 [1/1] (1.58ns)   --->   "%store_ln1262 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 618 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.58>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln1262 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 619 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (1.58ns)   --->   "%store_ln1262 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 620 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 1.58>
ST_16 : Operation 621 [1/1] (1.58ns)   --->   "%store_ln1264 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 621 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.58>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%store_ln1264 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 622 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 0.00>
ST_16 : Operation 623 [1/1] (1.58ns)   --->   "%store_ln1264 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 623 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 1.58>
ST_16 : Operation 624 [1/1] (1.58ns)   --->   "%store_ln1268 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 624 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.58>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln1268 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 625 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (1.58ns)   --->   "%store_ln1268 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 626 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 1.58>
ST_16 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln1214)   --->   "%or_ln1214 = or i1 %cmp6_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 627 'or' 'or_ln1214' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1214 = select i1 %or_ln1214, i2 %select_ln1150_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 628 'select' 'select_ln1214' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1214 = zext i2 %select_ln1214" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 629 'zext' 'zext_ln1214' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %zext_ln1214" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 630 'getelementptr' 'whiYuv_addr' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 631 [2/2] (2.32ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 631 'load' 'whiYuv_load' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln1214 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 632 'br' 'br_ln1214' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln1198)   --->   "%or_ln1198 = or i1 %cmp6_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 633 'or' 'or_ln1198' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 634 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1198 = select i1 %or_ln1198, i2 %select_ln1150_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 634 'select' 'select_ln1198' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1198 = zext i2 %select_ln1198" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 635 'zext' 'zext_ln1198' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %zext_ln1198" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 636 'getelementptr' 'blkYuv_addr' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 637 [2/2] (2.32ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 637 'load' 'blkYuv_load' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_16 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln1198 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 638 'br' 'br_ln1198' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln1182)   --->   "%or_ln1182 = or i1 %cmp6_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 639 'or' 'or_ln1182' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1182 = select i1 %or_ln1182, i2 %select_ln1150_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 640 'select' 'select_ln1182' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1182 = zext i2 %select_ln1182" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 641 'zext' 'zext_ln1182' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 642 [1/1] (0.00ns)   --->   "%bluYuv_addr = getelementptr i8 %bluYuv, i64 0, i64 %zext_ln1182" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 642 'getelementptr' 'bluYuv_addr' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 643 [2/2] (2.32ns)   --->   "%bluYuv_load = load i2 %bluYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 643 'load' 'bluYuv_load' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_16 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln1182 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 644 'br' 'br_ln1182' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln1166)   --->   "%or_ln1166 = or i1 %cmp6_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 645 'or' 'or_ln1166' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 646 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1166 = select i1 %or_ln1166, i2 %select_ln1150_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 646 'select' 'select_ln1166' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1166 = zext i2 %select_ln1166" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 647 'zext' 'zext_ln1166' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 648 [1/1] (0.00ns)   --->   "%grnYuv_addr = getelementptr i8 %grnYuv, i64 0, i64 %zext_ln1166" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 648 'getelementptr' 'grnYuv_addr' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 649 [2/2] (2.32ns)   --->   "%grnYuv_load = load i2 %grnYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 649 'load' 'grnYuv_load' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln1166 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 650 'br' 'br_ln1166' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln1150)   --->   "%or_ln1150 = or i1 %cmp6_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 651 'or' 'or_ln1150' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 652 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1150 = select i1 %or_ln1150, i2 %select_ln1150_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 652 'select' 'select_ln1150' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1150 = zext i2 %select_ln1150" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 653 'zext' 'zext_ln1150' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%redYuv_addr = getelementptr i8 %redYuv, i64 0, i64 %zext_ln1150" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 654 'getelementptr' 'redYuv_addr' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 0.00>
ST_16 : Operation 655 [2/2] (2.32ns)   --->   "%redYuv_load = load i2 %redYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 655 'load' 'redYuv_load' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln1150 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 656 'br' 'br_ln1150' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.81>
ST_17 : Operation 657 [2/6] (4.81ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 657 'call' 'call_ret' <Predicate = (patternId_read == 19)> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0_load = load i16 %rampVal_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1599]   --->   Operation 658 'load' 'rampVal_2_loc_0_load' <Predicate = (patternId_read == 17 & !icmp_ln1599)> <Delay = 0.00>
ST_17 : Operation 659 [1/1] (0.80ns)   --->   "%select_ln1599 = select i1 %icmp_ln1599, i16 0, i16 %rampVal_2_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1599]   --->   Operation 659 'select' 'select_ln1599' <Predicate = (patternId_read == 17)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_1_val_V = trunc i16 %select_ln1599"   --->   Operation 660 'trunc' 'tmp_1_val_V' <Predicate = (patternId_read == 17)> <Delay = 0.00>
ST_17 : Operation 661 [1/1] (1.24ns)   --->   "%outpix_val_V_2_13 = select i1 %or_ln1607, i8 0, i8 %tmp_1_val_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 661 'select' 'outpix_val_V_2_13' <Predicate = (patternId_read == 17)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 662 [1/1] (1.24ns)   --->   "%select_ln1607_1 = select i1 %icmp_ln1607_2, i8 0, i8 %tmp_1_val_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 662 'select' 'select_ln1607_1' <Predicate = (patternId_read == 17)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln1607_3)   --->   "%select_ln1607_2 = select i1 %icmp_ln1607, i8 %tmp_1_val_V, i8 %select_ln1607_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 663 'select' 'select_ln1607_2' <Predicate = (patternId_read == 17 & !icmp_ln1607_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 664 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1607_3 = select i1 %icmp_ln1607_1, i8 0, i8 %select_ln1607_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 664 'select' 'select_ln1607_3' <Predicate = (patternId_read == 17)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_15)   --->   "%select_ln1607_4 = select i1 %icmp_ln1607, i8 0, i8 %select_ln1607_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 665 'select' 'select_ln1607_4' <Predicate = (patternId_read == 17 & !icmp_ln1607_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 666 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_0_15 = select i1 %icmp_ln1607_1, i8 %tmp_1_val_V, i8 %select_ln1607_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1607]   --->   Operation 666 'select' 'outpix_val_V_0_15' <Predicate = (patternId_read == 17)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_9)   --->   "%and_ln1630 = and i1 %icmp196, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1630]   --->   Operation 667 'and' 'and_ln1630' <Predicate = (patternId_read == 17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 668 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_1_9 = select i1 %and_ln1630, i8 %outpix_val_V_2_13, i8 %select_ln1607_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1630]   --->   Operation 668 'select' 'outpix_val_V_1_9' <Predicate = (patternId_read == 17)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 669 [1/1] (2.07ns)   --->   "%add_ln1632 = add i16 %select_ln1599, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1632]   --->   Operation 669 'add' 'add_ln1632' <Predicate = (patternId_read == 17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln675 = store i16 %add_ln1632, i16 %rampVal_2_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 670 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (1.58ns)   --->   "%store_ln675 = store i16 %add_ln1632, i16 %rampVal_2_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 671 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 1.58>
ST_17 : Operation 672 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 672 'load' 'tpgBarSelYuv_y_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln1581)   --->   "%and_ln1581 = and i1 %cmp56_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 673 'and' 'and_ln1581' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 674 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 674 'load' 'tpgBarSelYuv_v_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 675 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 675 'load' 'tpgBarSelYuv_u_load_2' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 676 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1581 = select i1 %and_ln1581, i8 %tpgBarSelYuv_v_load_2, i8 %tpgBarSelYuv_u_load_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 676 'select' 'select_ln1581' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 677 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 677 'load' 'tpgBarSelRgb_r_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 678 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 678 'load' 'tpgBarSelRgb_g_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 679 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 679 'load' 'tpgBarSelRgb_b_load_2' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%hdata_loc_0_load = load i16 %hdata_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 680 'load' 'hdata_loc_0_load' <Predicate = (patternId_read == 14 & !icmp_ln1089)> <Delay = 0.00>
ST_17 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln527_4 = trunc i16 %hdata_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 681 'trunc' 'trunc_ln527_4' <Predicate = (patternId_read == 14 & !icmp_ln1089)> <Delay = 0.00>
ST_17 : Operation 682 [1/1] (1.24ns)   --->   "%outpix_val_V_0_12 = select i1 %icmp_ln1089, i8 %add_ln1517, i8 %trunc_ln527_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1516]   --->   Operation 682 'select' 'outpix_val_V_0_12' <Predicate = (patternId_read == 14)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 683 [1/1] (1.91ns)   --->   "%add_ln1526 = add i8 %outpix_val_V_0_12, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1526]   --->   Operation 683 'add' 'add_ln1526' <Predicate = (patternId_read == 14)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln653 = zext i8 %add_ln1526" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:653]   --->   Operation 684 'zext' 'zext_ln653' <Predicate = (patternId_read == 14)> <Delay = 0.00>
ST_17 : Operation 685 [1/1] (0.00ns)   --->   "%store_ln657 = store i16 %zext_ln653, i16 %hdata_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 685 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 0.00>
ST_17 : Operation 686 [1/1] (1.58ns)   --->   "%store_ln657 = store i16 %zext_ln653, i16 %hdata_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 686 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 1.58>
ST_17 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln657 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 687 'br' 'br_ln657' <Predicate = (patternId_read == 14)> <Delay = 0.00>
ST_17 : Operation 688 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1303_1 = add i16 %sext_ln1303, i16 32896" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 688 'add' 'add_ln1303_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 689 [1/5] (0.99ns)   --->   "%call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 689 'call' 'call_ret1' <Predicate = (patternId_read == 12)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 690 [1/1] (0.00ns)   --->   "%outpix_val_V_0_4 = extractvalue i24 %call_ret1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 690 'extractvalue' 'outpix_val_V_0_4' <Predicate = (patternId_read == 12)> <Delay = 0.00>
ST_17 : Operation 691 [1/1] (0.00ns)   --->   "%outpix_val_V_1 = extractvalue i24 %call_ret1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 691 'extractvalue' 'outpix_val_V_1' <Predicate = (patternId_read == 12)> <Delay = 0.00>
ST_17 : Operation 692 [1/1] (0.00ns)   --->   "%outpix_val_V_2_6 = extractvalue i24 %call_ret1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637]   --->   Operation 692 'extractvalue' 'outpix_val_V_2_6' <Predicate = (patternId_read == 12)> <Delay = 0.00>
ST_17 : Operation 693 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 693 'load' 'tpgBarSelYuv_y_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln1423)   --->   "%and_ln1423 = and i1 %cmp56_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 694 'and' 'and_ln1423' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 695 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 695 'load' 'tpgBarSelYuv_v_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 696 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 696 'load' 'tpgBarSelYuv_u_load_1' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 697 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1423 = select i1 %and_ln1423, i8 %tpgBarSelYuv_v_load_1, i8 %tpgBarSelYuv_u_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 697 'select' 'select_ln1423' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 698 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 698 'load' 'tpgBarSelRgb_r_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 699 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 699 'load' 'tpgBarSelRgb_g_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 700 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 700 'load' 'tpgBarSelRgb_b_load_1' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 701 [1/1] (2.40ns)   --->   "%sub_ln1363 = sub i27 0, i27 %trunc_ln1363" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 701 'sub' 'sub_ln1363' <Predicate = (patternId_read == 10)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln1363_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sub_ln1363, i32 19, i32 26" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 702 'partselect' 'trunc_ln1363_2' <Predicate = (patternId_read == 10)> <Delay = 0.00>
ST_17 : Operation 703 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 703 'load' 'tpgBarSelRgb_r_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 704 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 704 'sext' 'tpgBarSelRgb_r_load_cast' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_17 : Operation 705 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 705 'load' 'tpgBarSelRgb_g_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_10)   --->   "%val_assign_19_cast = sext i2 %tpgBarSelRgb_g_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 706 'sext' 'val_assign_19_cast' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_17 : Operation 707 [1/2] (2.32ns)   --->   "%tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1253]   --->   Operation 707 'load' 'tpgBarSelRgb_b_load' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_17 : Operation 708 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1253]   --->   Operation 708 'sext' 'tpgBarSelRgb_b_load_cast' <Predicate = (patternId_read == 9 & cmp2_i209)> <Delay = 0.00>
ST_17 : Operation 709 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 709 'load' 'tpgBarSelYuv_y_load' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_10)   --->   "%and_ln1252 = and i1 %cmp56_i, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 710 'and' 'and_ln1252' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 711 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 711 'load' 'tpgBarSelYuv_v_load' <Predicate = (patternId_read == 9)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 712 [1/2] (2.32ns)   --->   "%tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 712 'load' 'tpgBarSelYuv_u_load' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_10)   --->   "%select_ln1252 = select i1 %and_ln1252, i8 %tpgBarSelYuv_v_load, i8 %tpgBarSelYuv_u_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 713 'select' 'select_ln1252' <Predicate = (patternId_read == 9 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 714 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_1_10 = select i1 %cmp2_i209, i8 %val_assign_19_cast, i8 %select_ln1252" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1252]   --->   Operation 714 'select' 'outpix_val_V_1_10' <Predicate = (patternId_read == 9)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (1.24ns)   --->   "%outpix_val_V_0_14 = select i1 %cmp2_i209, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1251]   --->   Operation 715 'select' 'outpix_val_V_0_14' <Predicate = (patternId_read == 9)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 716 [1/1] (1.24ns)   --->   "%outpix_val_V_2_15 = select i1 %cmp2_i209, i8 %tpgBarSelRgb_b_load_cast, i8 %tpgBarSelYuv_v_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1253]   --->   Operation 716 'select' 'outpix_val_V_2_15' <Predicate = (patternId_read == 9)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 717 [1/2] (2.32ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 717 'load' 'whiYuv_load' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_17 : Operation 718 [1/2] (2.32ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 718 'load' 'blkYuv_load' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_17 : Operation 719 [1/2] (2.32ns)   --->   "%bluYuv_load = load i2 %bluYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 719 'load' 'bluYuv_load' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_17 : Operation 720 [1/2] (2.32ns)   --->   "%grnYuv_load = load i2 %grnYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 720 'load' 'grnYuv_load' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_17 : Operation 721 [1/2] (2.32ns)   --->   "%redYuv_load = load i2 %redYuv_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 721 'load' 'redYuv_load' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%rampVal_loc_0_load = load i16 %rampVal_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 722 'load' 'rampVal_loc_0_load' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln527 = trunc i16 %rampVal_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 723 'trunc' 'trunc_ln527' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (1.91ns)   --->   "%add_ln1116 = add i8 %trunc_ln527, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1116]   --->   Operation 724 'add' 'add_ln1116' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %add_ln1116" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1116]   --->   Operation 725 'zext' 'zext_ln1116' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 0.00>
ST_17 : Operation 726 [1/1] (1.58ns)   --->   "%store_ln1116 = store i8 %add_ln1116, i8 %rampVal" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1116]   --->   Operation 726 'store' 'store_ln1116' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 1.58>
ST_17 : Operation 727 [1/1] (1.70ns)   --->   "%store_ln1117 = store i16 %zext_ln1116, i16 %rampVal_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1117]   --->   Operation 727 'store' 'store_ln1117' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 1.70>
ST_17 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln1117 = br void %_Z22tpgPatternVerticalRampttth.exit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1117]   --->   Operation 728 'br' 'br_ln1117' <Predicate = (patternId_read == 2 & icmp_ln1089 & !icmp_ln1110)> <Delay = 0.00>
ST_17 : Operation 729 [1/1] (1.58ns)   --->   "%store_ln1112 = store i8 %rampStart_1, i8 %rampVal" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1112]   --->   Operation 729 'store' 'store_ln1112' <Predicate = (patternId_read == 2 & icmp_ln1110)> <Delay = 1.58>
ST_17 : Operation 730 [1/1] (1.70ns)   --->   "%store_ln1113 = store i16 %zext_ln1098, i16 %rampVal_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1113]   --->   Operation 730 'store' 'store_ln1113' <Predicate = (patternId_read == 2 & icmp_ln1110)> <Delay = 1.70>
ST_17 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln1113 = br void %_Z22tpgPatternVerticalRampttth.exit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1113]   --->   Operation 731 'br' 'br_ln1113' <Predicate = (patternId_read == 2 & icmp_ln1110)> <Delay = 0.00>
ST_17 : Operation 732 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0_load = load i16 %rampVal_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 732 'load' 'rampVal_3_loc_0_load' <Predicate = (patternId_read == 1 & !icmp_ln1089)> <Delay = 0.00>
ST_17 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln527_3 = trunc i16 %rampVal_3_loc_0_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527]   --->   Operation 733 'trunc' 'trunc_ln527_3' <Predicate = (patternId_read == 1 & !icmp_ln1089)> <Delay = 0.00>
ST_17 : Operation 734 [1/1] (1.24ns)   --->   "%outpix_val_V_0_5 = select i1 %icmp_ln1089, i8 %rampStart_1, i8 %trunc_ln527_3"   --->   Operation 734 'select' 'outpix_val_V_0_5' <Predicate = (patternId_read == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 735 [1/1] (1.91ns)   --->   "%add_ln1098 = add i8 %outpix_val_V_0_5, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1098]   --->   Operation 735 'add' 'add_ln1098' <Predicate = (patternId_read == 1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i8 %add_ln1098" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:549]   --->   Operation 736 'zext' 'zext_ln549' <Predicate = (patternId_read == 1)> <Delay = 0.00>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%store_ln553 = store i16 %zext_ln549, i16 %rampVal_3_new_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 737 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 0.00>
ST_17 : Operation 738 [1/1] (1.58ns)   --->   "%store_ln553 = store i16 %zext_ln549, i16 %rampVal_3_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 738 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 1.58>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln553 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 739 'br' 'br_ln553' <Predicate = (patternId_read == 1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.57>
ST_18 : Operation 740 [1/6] (1.24ns)   --->   "%call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 740 'call' 'call_ret' <Predicate = (patternId_read == 19)> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 741 [1/1] (0.00ns)   --->   "%outpix_val_V_0_7 = extractvalue i24 %call_ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 741 'extractvalue' 'outpix_val_V_0_7' <Predicate = (patternId_read == 19)> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.00ns)   --->   "%outpix_val_V_1_3 = extractvalue i24 %call_ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 742 'extractvalue' 'outpix_val_V_1_3' <Predicate = (patternId_read == 19)> <Delay = 0.00>
ST_18 : Operation 743 [1/1] (0.00ns)   --->   "%outpix_val_V_2_9 = extractvalue i24 %call_ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685]   --->   Operation 743 'extractvalue' 'outpix_val_V_2_9' <Predicate = (patternId_read == 19)> <Delay = 0.00>
ST_18 : Operation 744 [1/1] (3.10ns)   --->   "%store_ln689 = store i8 %outpix_val_V_2_9, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:689]   --->   Operation 744 'store' 'store_ln689' <Predicate = (patternId_read == 19)> <Delay = 3.10>
ST_18 : Operation 745 [1/1] (3.20ns)   --->   "%store_ln689 = store i8 %outpix_val_V_1_3, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:689]   --->   Operation 745 'store' 'store_ln689' <Predicate = (patternId_read == 19)> <Delay = 3.20>
ST_18 : Operation 746 [1/1] (3.10ns)   --->   "%store_ln689 = store i8 %outpix_val_V_0_7, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:689]   --->   Operation 746 'store' 'store_ln689' <Predicate = (patternId_read == 19)> <Delay = 3.10>
ST_18 : Operation 747 [1/1] (0.99ns)   --->   "%select_ln300 = select i1 %outpix_val_V_0_20, i8 255, i8 0"   --->   Operation 747 'select' 'select_ln300' <Predicate = (patternId_read == 18)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 748 [1/1] (3.10ns)   --->   "%store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:682]   --->   Operation 748 'store' 'store_ln682' <Predicate = (patternId_read == 18)> <Delay = 3.10>
ST_18 : Operation 749 [1/1] (3.20ns)   --->   "%store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:682]   --->   Operation 749 'store' 'store_ln682' <Predicate = (patternId_read == 18)> <Delay = 3.20>
ST_18 : Operation 750 [1/1] (3.10ns)   --->   "%store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:682]   --->   Operation 750 'store' 'store_ln682' <Predicate = (patternId_read == 18)> <Delay = 3.10>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln682 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:682]   --->   Operation 751 'br' 'br_ln682' <Predicate = (patternId_read == 18)> <Delay = 0.00>
ST_18 : Operation 752 [1/1] (1.58ns)   --->   "%store_ln675 = store i1 1, i1 %rampVal_2_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 752 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 1.58>
ST_18 : Operation 753 [1/1] (3.10ns)   --->   "%store_ln675 = store i8 %outpix_val_V_2_13, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 753 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 3.10>
ST_18 : Operation 754 [1/1] (3.20ns)   --->   "%store_ln675 = store i8 %outpix_val_V_1_9, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 754 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 3.20>
ST_18 : Operation 755 [1/1] (3.10ns)   --->   "%store_ln675 = store i8 %outpix_val_V_0_15, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675]   --->   Operation 755 'store' 'store_ln675' <Predicate = (patternId_read == 17)> <Delay = 3.10>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "%lfsr_r_V_1 = load i28 %rSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1794]   --->   Operation 756 'load' 'lfsr_r_V_1' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 757 [1/1] (0.00ns)   --->   "%lfsr_g_V_1 = load i28 %gSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1801]   --->   Operation 757 'load' 'lfsr_g_V_1' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 758 [1/1] (0.00ns)   --->   "%lfsr_b_V_1 = load i28 %bSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1808]   --->   Operation 758 'load' 'lfsr_b_V_1' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln1350 = trunc i28 %lfsr_r_V_1"   --->   Operation 759 'trunc' 'trunc_ln1350' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r_V_1, i32 3"   --->   Operation 760 'bitselect' 'tmp_19' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r_V_1, i32 1, i32 27"   --->   Operation 761 'partselect' 'lshr_ln' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 762 [1/1] (0.97ns)   --->   "%xor_ln1349 = xor i1 %tmp_19, i1 %trunc_ln1350"   --->   Operation 762 'xor' 'xor_ln1349' <Predicate = (patternId_read == 16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [1/1] (0.00ns)   --->   "%ret_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349, i27 %lshr_ln"   --->   Operation 763 'bitconcatenate' 'ret_4' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln1350_1 = trunc i28 %lfsr_g_V_1"   --->   Operation 764 'trunc' 'trunc_ln1350_1' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g_V_1, i32 3"   --->   Operation 765 'bitselect' 'tmp_20' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 766 [1/1] (0.00ns)   --->   "%lshr_ln1349_1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g_V_1, i32 1, i32 27"   --->   Operation 766 'partselect' 'lshr_ln1349_1' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 767 [1/1] (0.97ns)   --->   "%xor_ln1349_1 = xor i1 %tmp_20, i1 %trunc_ln1350_1"   --->   Operation 767 'xor' 'xor_ln1349_1' <Predicate = (patternId_read == 16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [1/1] (0.00ns)   --->   "%ret_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349_1, i27 %lshr_ln1349_1"   --->   Operation 768 'bitconcatenate' 'ret_5' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln1350_2 = trunc i28 %lfsr_b_V_1"   --->   Operation 769 'trunc' 'trunc_ln1350_2' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b_V_1, i32 3"   --->   Operation 770 'bitselect' 'tmp_21' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 771 [1/1] (0.00ns)   --->   "%lshr_ln1349_2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b_V_1, i32 1, i32 27"   --->   Operation 771 'partselect' 'lshr_ln1349_2' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 772 [1/1] (0.97ns)   --->   "%xor_ln1349_2 = xor i1 %tmp_21, i1 %trunc_ln1350_2"   --->   Operation 772 'xor' 'xor_ln1349_2' <Predicate = (patternId_read == 16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 773 [1/1] (0.00ns)   --->   "%ret_6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349_2, i27 %lshr_ln1349_2"   --->   Operation 773 'bitconcatenate' 'ret_6' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_r_V_1, i32 21, i32 27"   --->   Operation 774 'partselect' 'tmp_6' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 775 [1/1] (0.00ns)   --->   "%outpix_val_V_0_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349, i7 %tmp_6"   --->   Operation 775 'bitconcatenate' 'outpix_val_V_0_8' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_8)   --->   "%and_ln1819 = and i1 %icmp196, i1 %outpix_val_V_0_20" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1819]   --->   Operation 776 'and' 'and_ln1819' <Predicate = (patternId_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_b_V_1, i32 21, i32 27"   --->   Operation 777 'partselect' 'tmp_7' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 778 [1/1] (0.00ns)   --->   "%outpix_val_V_2_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349_2, i7 %tmp_7"   --->   Operation 778 'bitconcatenate' 'outpix_val_V_2_12' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_8)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_g_V_1, i32 21, i32 27"   --->   Operation 779 'partselect' 'tmp_9' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_1_8)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349_1, i7 %tmp_9"   --->   Operation 780 'bitconcatenate' 'tmp_s' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 781 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_1_8 = select i1 %and_ln1819, i8 %outpix_val_V_2_12, i8 %tmp_s"   --->   Operation 781 'select' 'outpix_val_V_1_8' <Predicate = (patternId_read == 16)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 782 [1/1] (0.00ns)   --->   "%store_ln1794 = store i28 %ret_4, i28 %rSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1794]   --->   Operation 782 'store' 'store_ln1794' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%store_ln1801 = store i28 %ret_5, i28 %gSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1801]   --->   Operation 783 'store' 'store_ln1801' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 784 [1/1] (0.00ns)   --->   "%store_ln1808 = store i28 %ret_6, i28 %bSerie_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1808]   --->   Operation 784 'store' 'store_ln1808' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 785 [1/1] (3.10ns)   --->   "%store_ln668 = store i8 %outpix_val_V_2_12, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:668]   --->   Operation 785 'store' 'store_ln668' <Predicate = (patternId_read == 16)> <Delay = 3.10>
ST_18 : Operation 786 [1/1] (3.10ns)   --->   "%store_ln668 = store i8 %outpix_val_V_0_8, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:668]   --->   Operation 786 'store' 'store_ln668' <Predicate = (patternId_read == 16)> <Delay = 3.10>
ST_18 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln668 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:668]   --->   Operation 787 'br' 'br_ln668' <Predicate = (patternId_read == 16)> <Delay = 0.00>
ST_18 : Operation 788 [1/1] (3.10ns)   --->   "%store_ln1582 = store i8 %tpgBarSelYuv_v_load_2, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 788 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 789 [1/1] (3.20ns)   --->   "%store_ln1582 = store i8 %select_ln1581, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 789 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 790 [1/1] (3.10ns)   --->   "%store_ln1582 = store i8 %tpgBarSelYuv_y_load_2, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 790 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & !cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 791 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580]   --->   Operation 791 'sext' 'tpgBarSelRgb_r_load_2_cast' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 792 [1/1] (0.00ns)   --->   "%val_assign_25_cast = sext i2 %tpgBarSelRgb_g_load_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1581]   --->   Operation 792 'sext' 'val_assign_25_cast' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 793 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 793 'sext' 'tpgBarSelRgb_b_load_2_cast' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 794 [1/1] (3.10ns)   --->   "%store_ln1582 = store i8 %tpgBarSelRgb_b_load_2_cast, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 794 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 795 [1/1] (3.20ns)   --->   "%store_ln1582 = store i8 %val_assign_25_cast, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 795 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 796 [1/1] (3.10ns)   --->   "%store_ln1582 = store i8 %tpgBarSelRgb_r_load_2_cast, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582]   --->   Operation 796 'store' 'store_ln1582' <Predicate = (patternId_read == 15 & cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 797 [1/1] (1.24ns)   --->   "%outpix_val_V_1_18 = select i1 %cmp2_i209, i8 %outpix_val_V_0_12, i8 128"   --->   Operation 797 'select' 'outpix_val_V_1_18' <Predicate = (patternId_read == 14)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 798 [1/1] (1.58ns)   --->   "%store_ln657 = store i1 1, i1 %hdata_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 798 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 1.58>
ST_18 : Operation 799 [1/1] (3.10ns)   --->   "%store_ln657 = store i8 %outpix_val_V_1_18, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 799 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 3.10>
ST_18 : Operation 800 [1/1] (3.20ns)   --->   "%store_ln657 = store i8 %outpix_val_V_1_18, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 800 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 3.20>
ST_18 : Operation 801 [1/1] (3.10ns)   --->   "%store_ln657 = store i8 %outpix_val_V_0_12, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:657]   --->   Operation 801 'store' 'store_ln657' <Predicate = (patternId_read == 14)> <Delay = 3.10>
ST_18 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1303_1 = sext i16 %add_ln1303" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 802 'sext' 'sext_ln1303_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln1303_1 = zext i16 %add_ln1303_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 803 'zext' 'zext_ln1303_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 804 [1/1] (2.07ns)   --->   "%add_ln1303_3 = add i16 %add_ln1303_1, i16 %add_ln1303" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 804 'add' 'add_ln1303_3' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 805 [1/1] (2.07ns)   --->   "%add_ln1303_2 = add i17 %zext_ln1303_1, i17 %sext_ln1303_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303]   --->   Operation 805 'add' 'add_ln1303_2' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_2_18)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1303_2, i32 16" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1306]   --->   Operation 806 'bitselect' 'tmp_18' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_2_18)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1303_3, i32 8, i32 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1306]   --->   Operation 807 'partselect' 'trunc_ln9' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_2_18)   --->   "%b_1 = select i1 %tmp_18, i8 255, i8 %trunc_ln9" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1306]   --->   Operation 808 'select' 'b_1' <Predicate = (patternId_read == 13 & !cmp2_i209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 809 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_val_V_2_18 = select i1 %cmp2_i209, i8 %b, i8 %b_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289]   --->   Operation 809 'select' 'outpix_val_V_2_18' <Predicate = (patternId_read == 13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 810 [1/1] (3.10ns)   --->   "%store_ln1324 = store i8 %outpix_val_V_0_19, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 810 'store' 'store_ln1324' <Predicate = (patternId_read == 13)> <Delay = 3.10>
ST_18 : Operation 811 [1/1] (1.24ns)   --->   "%select_ln1324 = select i1 %outpix_val_V_0_20, i8 %outpix_val_V_2_18, i8 %g_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 811 'select' 'select_ln1324' <Predicate = (patternId_read == 13 & !icmp)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 812 'br' 'br_ln1324' <Predicate = (patternId_read == 13 & !icmp)> <Delay = 0.00>
ST_18 : Operation 813 [1/1] (3.20ns)   --->   "%store_ln1324 = store i8 %g_2, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 813 'store' 'store_ln1324' <Predicate = (patternId_read == 13 & icmp)> <Delay = 3.20>
ST_18 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 814 'br' 'br_ln1324' <Predicate = (patternId_read == 13 & icmp)> <Delay = 0.00>
ST_18 : Operation 815 [1/1] (3.10ns)   --->   "%store_ln641 = store i8 %outpix_val_V_2_6, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:641]   --->   Operation 815 'store' 'store_ln641' <Predicate = (patternId_read == 12)> <Delay = 3.10>
ST_18 : Operation 816 [1/1] (3.20ns)   --->   "%store_ln641 = store i8 %outpix_val_V_1, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:641]   --->   Operation 816 'store' 'store_ln641' <Predicate = (patternId_read == 12)> <Delay = 3.20>
ST_18 : Operation 817 [1/1] (3.10ns)   --->   "%store_ln641 = store i8 %outpix_val_V_0_4, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:641]   --->   Operation 817 'store' 'store_ln641' <Predicate = (patternId_read == 12)> <Delay = 3.10>
ST_18 : Operation 818 [1/1] (3.10ns)   --->   "%store_ln1424 = store i8 %tpgBarSelYuv_v_load_1, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 818 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 819 [1/1] (3.20ns)   --->   "%store_ln1424 = store i8 %select_ln1423, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 819 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 820 [1/1] (3.10ns)   --->   "%store_ln1424 = store i8 %tpgBarSelYuv_y_load_1, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 820 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & !cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 821 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422]   --->   Operation 821 'sext' 'tpgBarSelRgb_r_load_1_cast' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 822 [1/1] (0.00ns)   --->   "%val_assign_22_cast = sext i2 %tpgBarSelRgb_g_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 822 'sext' 'val_assign_22_cast' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 823 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 823 'sext' 'tpgBarSelRgb_b_load_1_cast' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 824 [1/1] (3.10ns)   --->   "%store_ln1424 = store i8 %tpgBarSelRgb_b_load_1_cast, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 824 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 825 [1/1] (3.20ns)   --->   "%store_ln1424 = store i8 %val_assign_22_cast, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 825 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 826 [1/1] (3.10ns)   --->   "%store_ln1424 = store i8 %tpgBarSelRgb_r_load_1_cast, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424]   --->   Operation 826 'store' 'store_ln1424' <Predicate = (patternId_read == 11 & cmp2_i209)> <Delay = 3.10>
ST_18 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_18)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln1363, i32 27" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 827 'bitselect' 'tmp_22' <Predicate = (patternId_read == 10)> <Delay = 0.00>
ST_18 : Operation 828 [1/1] (1.91ns)   --->   "%sub_ln1363_1 = sub i8 0, i8 %trunc_ln1363_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 828 'sub' 'sub_ln1363_1' <Predicate = (patternId_read == 10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_18)   --->   "%trunc_ln1363_3 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %mul_ln1363, i32 19, i32 26" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 829 'partselect' 'trunc_ln1363_3' <Predicate = (patternId_read == 10)> <Delay = 0.00>
ST_18 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node outpix_val_V_0_18)   --->   "%select_ln1363 = select i1 %tmp_22, i8 %sub_ln1363_1, i8 %trunc_ln1363_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 830 'select' 'select_ln1363' <Predicate = (patternId_read == 10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 831 [1/1] (1.91ns) (out node of the LUT)   --->   "%outpix_val_V_0_18 = add i8 %select_ln1363, i8 144" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1366]   --->   Operation 831 'add' 'outpix_val_V_0_18' <Predicate = (patternId_read == 10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 832 [1/1] (3.10ns)   --->   "%store_ln1256 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 832 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 3.10>
ST_18 : Operation 833 [1/1] (3.20ns)   --->   "%store_ln1256 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 833 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 3.20>
ST_18 : Operation 834 [1/1] (3.10ns)   --->   "%store_ln1256 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256]   --->   Operation 834 'store' 'store_ln1256' <Predicate = (patternId_read == 9 & !icmp_ln1256)> <Delay = 3.10>
ST_18 : Operation 835 [1/1] (3.10ns)   --->   "%store_ln1258 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 835 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 3.10>
ST_18 : Operation 836 [1/1] (3.20ns)   --->   "%store_ln1258 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 836 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 3.20>
ST_18 : Operation 837 [1/1] (3.10ns)   --->   "%store_ln1258 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1258]   --->   Operation 837 'store' 'store_ln1258' <Predicate = (patternId_read == 9 & icmp_ln1256 & !icmp_ln1258)> <Delay = 3.10>
ST_18 : Operation 838 [1/1] (3.10ns)   --->   "%store_ln1262 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 838 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 3.10>
ST_18 : Operation 839 [1/1] (3.20ns)   --->   "%store_ln1262 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 839 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 3.20>
ST_18 : Operation 840 [1/1] (3.10ns)   --->   "%store_ln1262 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1262]   --->   Operation 840 'store' 'store_ln1262' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & !icmp_ln1262)> <Delay = 3.10>
ST_18 : Operation 841 [1/1] (3.10ns)   --->   "%store_ln1264 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 841 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 3.10>
ST_18 : Operation 842 [1/1] (3.20ns)   --->   "%store_ln1264 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 842 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 3.20>
ST_18 : Operation 843 [1/1] (3.10ns)   --->   "%store_ln1264 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1264]   --->   Operation 843 'store' 'store_ln1264' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & !icmp_ln1264)> <Delay = 3.10>
ST_18 : Operation 844 [1/1] (3.10ns)   --->   "%store_ln1268 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 844 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 3.10>
ST_18 : Operation 845 [1/1] (3.20ns)   --->   "%store_ln1268 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 845 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 3.20>
ST_18 : Operation 846 [1/1] (3.10ns)   --->   "%store_ln1268 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1268]   --->   Operation 846 'store' 'store_ln1268' <Predicate = (patternId_read == 9 & icmp_ln1256 & icmp_ln1258 & icmp_ln1262 & icmp_ln1264)> <Delay = 3.10>
ST_18 : Operation 847 [1/1] (3.10ns)   --->   "%store_ln1214 = store i8 255, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 847 'store' 'store_ln1214' <Predicate = (patternId_read == 8)> <Delay = 3.10>
ST_18 : Operation 848 [1/1] (3.20ns)   --->   "%store_ln1214 = store i8 %whiYuv_load, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 848 'store' 'store_ln1214' <Predicate = (patternId_read == 8 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 849 [1/1] (3.20ns)   --->   "%store_ln1214 = store i8 255, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 849 'store' 'store_ln1214' <Predicate = (patternId_read == 8 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln1214 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1214]   --->   Operation 850 'br' 'br_ln1214' <Predicate = (patternId_read == 8 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 851 [1/1] (3.10ns)   --->   "%store_ln1198 = store i8 0, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 851 'store' 'store_ln1198' <Predicate = (patternId_read == 7)> <Delay = 3.10>
ST_18 : Operation 852 [1/1] (3.20ns)   --->   "%store_ln1198 = store i8 %blkYuv_load, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 852 'store' 'store_ln1198' <Predicate = (patternId_read == 7 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 853 [1/1] (3.20ns)   --->   "%store_ln1198 = store i8 0, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 853 'store' 'store_ln1198' <Predicate = (patternId_read == 7 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln1198 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1198]   --->   Operation 854 'br' 'br_ln1198' <Predicate = (patternId_read == 7 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 855 [1/1] (3.20ns)   --->   "%store_ln1182 = store i8 %bluYuv_load, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 855 'store' 'store_ln1182' <Predicate = (patternId_read == 6 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 856 [1/1] (3.20ns)   --->   "%store_ln1182 = store i8 0, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 856 'store' 'store_ln1182' <Predicate = (patternId_read == 6 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln1182 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1182]   --->   Operation 857 'br' 'br_ln1182' <Predicate = (patternId_read == 6 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 858 [1/1] (3.20ns)   --->   "%store_ln1166 = store i8 %grnYuv_load, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 858 'store' 'store_ln1166' <Predicate = (patternId_read == 5 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 859 [1/1] (3.20ns)   --->   "%store_ln1166 = store i8 255, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 859 'store' 'store_ln1166' <Predicate = (patternId_read == 5 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln1166 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1166]   --->   Operation 860 'br' 'br_ln1166' <Predicate = (patternId_read == 5 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 861 [1/1] (3.20ns)   --->   "%store_ln1150 = store i8 %redYuv_load, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 861 'store' 'store_ln1150' <Predicate = (patternId_read == 4 & !cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 862 [1/1] (3.20ns)   --->   "%store_ln1150 = store i8 0, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 862 'store' 'store_ln1150' <Predicate = (patternId_read == 4 & cmp2_i209)> <Delay = 3.20>
ST_18 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln1150 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1150]   --->   Operation 863 'br' 'br_ln1150' <Predicate = (patternId_read == 4 & cmp2_i209)> <Delay = 0.00>
ST_18 : Operation 864 [1/1] (3.10ns)   --->   "%store_ln569 = store i8 %outpix_val_V_1_16, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:569]   --->   Operation 864 'store' 'store_ln569' <Predicate = (patternId_read == 3)> <Delay = 3.10>
ST_18 : Operation 865 [1/1] (3.20ns)   --->   "%store_ln569 = store i8 %outpix_val_V_1_16, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:569]   --->   Operation 865 'store' 'store_ln569' <Predicate = (patternId_read == 3)> <Delay = 3.20>
ST_18 : Operation 866 [1/1] (3.10ns)   --->   "%store_ln569 = store i8 %rampStart_1, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:569]   --->   Operation 866 'store' 'store_ln569' <Predicate = (patternId_read == 3)> <Delay = 3.10>
ST_18 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln569 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:569]   --->   Operation 867 'br' 'br_ln569' <Predicate = (patternId_read == 3)> <Delay = 0.00>
ST_18 : Operation 868 [1/1] (0.00ns)   --->   "%rampVal_loc_0_load_1 = load i16 %rampVal_loc_0"   --->   Operation 868 'load' 'rampVal_loc_0_load_1' <Predicate = (patternId_read == 2)> <Delay = 0.00>
ST_18 : Operation 869 [1/1] (0.00ns)   --->   "%outpix_val_V_0_17 = trunc i16 %rampVal_loc_0_load_1"   --->   Operation 869 'trunc' 'outpix_val_V_0_17' <Predicate = (patternId_read == 2)> <Delay = 0.00>
ST_18 : Operation 870 [1/1] (1.24ns)   --->   "%outpix_val_V_1_15 = select i1 %cmp2_i209, i8 %outpix_val_V_0_17, i8 128"   --->   Operation 870 'select' 'outpix_val_V_1_15' <Predicate = (patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 871 [1/1] (3.10ns)   --->   "%store_ln561 = store i8 %outpix_val_V_1_15, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:561]   --->   Operation 871 'store' 'store_ln561' <Predicate = (patternId_read == 2)> <Delay = 3.10>
ST_18 : Operation 872 [1/1] (3.20ns)   --->   "%store_ln561 = store i8 %outpix_val_V_1_15, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:561]   --->   Operation 872 'store' 'store_ln561' <Predicate = (patternId_read == 2)> <Delay = 3.20>
ST_18 : Operation 873 [1/1] (3.10ns)   --->   "%store_ln561 = store i8 %outpix_val_V_0_17, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:561]   --->   Operation 873 'store' 'store_ln561' <Predicate = (patternId_read == 2)> <Delay = 3.10>
ST_18 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln561 = br void %.split._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:561]   --->   Operation 874 'br' 'br_ln561' <Predicate = (patternId_read == 2)> <Delay = 0.00>
ST_18 : Operation 875 [1/1] (1.24ns)   --->   "%outpix_val_V_1_14 = select i1 %cmp2_i209, i8 %outpix_val_V_0_5, i8 128"   --->   Operation 875 'select' 'outpix_val_V_1_14' <Predicate = (patternId_read == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 876 [1/1] (1.58ns)   --->   "%store_ln553 = store i1 1, i1 %rampVal_3_flag_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 876 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 1.58>
ST_18 : Operation 877 [1/1] (3.10ns)   --->   "%store_ln553 = store i8 %outpix_val_V_1_14, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 877 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 3.10>
ST_18 : Operation 878 [1/1] (3.20ns)   --->   "%store_ln553 = store i8 %outpix_val_V_1_14, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 878 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 3.20>
ST_18 : Operation 879 [1/1] (3.10ns)   --->   "%store_ln553 = store i8 %outpix_val_V_0_5, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:553]   --->   Operation 879 'store' 'store_ln553' <Predicate = (patternId_read == 1)> <Delay = 3.10>

State 19 <SV = 18> <Delay = 4.45>
ST_19 : Operation 880 [1/1] (3.20ns)   --->   "%store_ln668 = store i8 %outpix_val_V_1_8, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:668]   --->   Operation 880 'store' 'store_ln668' <Predicate = (patternId_read == 16)> <Delay = 3.20>
ST_19 : Operation 881 [1/1] (3.10ns)   --->   "%store_ln1324 = store i8 %outpix_val_V_2_18, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 881 'store' 'store_ln1324' <Predicate = (patternId_read == 13)> <Delay = 3.10>
ST_19 : Operation 882 [1/1] (3.20ns)   --->   "%store_ln1324 = store i8 %select_ln1324, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 882 'store' 'store_ln1324' <Predicate = (patternId_read == 13 & !icmp)> <Delay = 3.20>
ST_19 : Operation 883 [1/1] (1.24ns)   --->   "%outpix_val_V_1_17 = select i1 %cmp2_i209, i8 %outpix_val_V_0_18, i8 128"   --->   Operation 883 'select' 'outpix_val_V_1_17' <Predicate = (patternId_read == 10)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 884 [1/1] (3.10ns)   --->   "%store_ln625 = store i8 %outpix_val_V_1_17, i8 %outpix_val_V_2_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:625]   --->   Operation 884 'store' 'store_ln625' <Predicate = (patternId_read == 10)> <Delay = 3.10>
ST_19 : Operation 885 [1/1] (3.20ns)   --->   "%store_ln625 = store i8 %outpix_val_V_1_17, i8 %outpix_val_V_1_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:625]   --->   Operation 885 'store' 'store_ln625' <Predicate = (patternId_read == 10)> <Delay = 3.20>
ST_19 : Operation 886 [1/1] (3.10ns)   --->   "%store_ln625 = store i8 %outpix_val_V_0_18, i8 %outpix_val_V_0_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:625]   --->   Operation 886 'store' 'store_ln625' <Predicate = (patternId_read == 10)> <Delay = 3.10>
ST_19 : Operation 887 [1/1] (0.00ns)   --->   "%outpix_val_V_0_3_load = load i8 %outpix_val_V_0_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 887 'load' 'outpix_val_V_0_3_load' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_19 : Operation 888 [1/1] (0.00ns)   --->   "%outpix_val_V_1_1_load = load i8 %outpix_val_V_1_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 888 'load' 'outpix_val_V_1_1_load' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_19 : Operation 889 [1/1] (0.00ns)   --->   "%outpix_val_V_2_4_load = load i8 %outpix_val_V_2_4" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 889 'load' 'outpix_val_V_2_4_load' <Predicate = (!icmp_ln527)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.45>
ST_20 : Operation 890 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_val_V_2_4_load, i8 %outpix_val_V_1_1_load, i8 %outpix_val_V_0_3_load" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 890 'bitconcatenate' 'or_ln174_2' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_20 : Operation 891 [1/1] (2.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outImg, i24 %or_ln174_2" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 891 'write' 'write_ln174' <Predicate = (!icmp_ln527)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_20 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 892 'br' 'br_ln0' <Predicate = (!icmp_ln527)> <Delay = 0.00>

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 893 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.73ns, clock uncertainty: 1.82ns.

 <State 1>: 3.54ns
The critical path consists of the following:
	wire read on port 'width' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516) [139]  (0 ns)
	'add' operation ('add2_i', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516) [162]  (1.81 ns)
	'add' operation ('barWidthMinSamples', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:516) [164]  (1.73 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525) [218]  (0 ns)
	'icmp' operation ('cmp11_i304', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:525) [225]  (2.43 ns)

 <State 3>: 4.99ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527) [234]  (0 ns)
	'add' operation ('add_ln1288', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) [452]  (1.64 ns)
	'getelementptr' operation ('tpgSinTableArray_9bit_addr_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) [454]  (0 ns)
	'load' operation ('tpgSinTableArray_9bit_load_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) on array 'tpgSinTableArray_9bit' [455]  (3.25 ns)
	blocking operation 0.102 ns on control path)

 <State 4>: 4.45ns
The critical path consists of the following:
	'load' operation ('xCount_V_load') on static variable 'xCount_V' [575]  (0 ns)
	'add' operation ('add_ln691_4') [589]  (1.73 ns)
	'store' operation ('store_ln691') of variable 'add_ln691_4' on static variable 'xCount_V' [590]  (1.71 ns)
	blocking operation 1.01 ns on control path)

 <State 5>: 4.12ns
The critical path consists of the following:
	'add' operation ('add_ln1287', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287) [448]  (1.82 ns)
	'select' operation ('r', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287) [451]  (1.25 ns)
	'mul' operation of DSP[478] ('mul_ln1301', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [471]  (1.05 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	'mul' operation of DSP[665] ('mul_ln1357', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357) [665]  (0 ns)
	'call' operation ('tmp_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357) to 'reg<int>' [668]  (1.59 ns)

 <State 7>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[478] ('mul_ln1301', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [471]  (0 ns)
	'add' operation of DSP[478] ('add_ln1301', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [478]  (2.1 ns)

 <State 8>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[478] ('add_ln1301', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [478]  (2.1 ns)
	'add' operation of DSP[480] ('add_ln1301_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [480]  (2.1 ns)

 <State 9>: 4.18ns
The critical path consists of the following:
	'phi' operation ('phi_mul', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:537) with incoming values : ('add_ln537', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:537) [235]  (0 ns)
	'add' operation ('add_ln1361_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361) [671]  (2.08 ns)
	'add' operation of DSP[672] ('add_ln1361', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361) [672]  (2.1 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'add' operation ('add_ln1301_2', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301) [483]  (2.08 ns)
	'select' operation ('r', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1304) [507]  (0 ns)
	'select' operation ('outpix.val.V[0]', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287) [514]  (1.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tpgSinTableArray_addr', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363) [675]  (0 ns)
	'load' operation ('tpgSinTableArray_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363) on array 'tpgSinTableArray' [676]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('tpgSinTableArray_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363) on array 'tpgSinTableArray' [676]  (3.25 ns)

 <State 13>: 4.51ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637) to 'tpgPatternCrossHatch' [528]  (4.51 ns)

 <State 14>: 4.91ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637) to 'tpgPatternCrossHatch' [528]  (4.91 ns)

 <State 15>: 4.91ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637) to 'tpgPatternCrossHatch' [528]  (4.91 ns)

 <State 16>: 4.91ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:637) to 'tpgPatternCrossHatch' [528]  (4.91 ns)

 <State 17>: 4.82ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:685) to 'tpgPatternDPColorSquare' [256]  (4.82 ns)

 <State 18>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln1303_2', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303) [504]  (2.08 ns)
	'select' operation ('b', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1306) [513]  (0 ns)
	'select' operation ('outpix.val.V[2]', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289) [516]  (1.25 ns)
	'select' operation ('select_ln1324', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324) [521]  (1.25 ns)

 <State 19>: 4.45ns
The critical path consists of the following:
	'select' operation ('outpix.val.V[1]') [687]  (1.25 ns)
	'store' operation ('store_ln625', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:625) of variable 'outpix.val.V[1]' on local variable 'outpix.val.V[1]' [689]  (3.2 ns)

 <State 20>: 2.46ns
The critical path consists of the following:
	fifo write on port 'outImg' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [964]  (2.46 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
