{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592973036550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592973036550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 12:30:36 2020 " "Processing started: Wed Jun 24 12:30:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592973036550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592973036550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DiceTest -c DiceTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off DiceTest -c DiceTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592973036550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1592973037179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dicetest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dicetest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DiceTest " "Found entity 1: DiceTest" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592973037306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/altera/13.1/DiceTest/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592973037310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_or_lose.bdf 1 1 " "Found 1 design units, including 1 entities, in source file win_or_lose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Win_or_Lose " "Found entity 1: Win_or_Lose" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592973037314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DiceTest " "Elaborating entity \"DiceTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592973037363 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "o " "Converted elements in bus name \"o\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[6..0\] o6..0 " "Converted element name(s) from \"o\[6..0\]\" to \"o6..0\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 472 2210 2241 488 "o\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[6\] o6 " "Converted element name(s) from \"o\[6\]\" to \"o6\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 512 2272 2312 528 "o\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[5\] o5 " "Converted element name(s) from \"o\[5\]\" to \"o5\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 536 2256 2312 552 "o\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[3\] o3 " "Converted element name(s) from \"o\[3\]\" to \"o3\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 584 2224 2312 600 "o\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[2\] o2 " "Converted element name(s) from \"o\[2\]\" to \"o2\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 608 2208 2312 624 "o\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[1\] o1 " "Converted element name(s) from \"o\[1\]\" to \"o1\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 632 2192 2312 648 "o\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[0\] o0 " "Converted element name(s) from \"o\[0\]\" to \"o0\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 656 2176 2312 672 "o\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o\[4\] o4 " "Converted element name(s) from \"o\[4\]\" to \"o4\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 560 2240 2312 576 "o\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037364 ""}  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 472 2210 2241 488 "o\[6..0\]" "" } { 512 2272 2312 528 "o\[6\]" "" } { 536 2256 2312 552 "o\[5\]" "" } { 584 2224 2312 600 "o\[3\]" "" } { 608 2208 2312 624 "o\[2\]" "" } { 632 2192 2312 648 "o\[1\]" "" } { 656 2176 2312 672 "o\[0\]" "" } { 560 2240 2312 576 "o\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592973037364 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "r " "Converted elements in bus name \"r\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[6\] r6 " "Converted element name(s) from \"r\[6\]\" to \"r6\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 144 2112 2152 160 "r\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[5\] r5 " "Converted element name(s) from \"r\[5\]\" to \"r5\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 168 2096 2152 184 "r\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[4\] r4 " "Converted element name(s) from \"r\[4\]\" to \"r4\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 192 2080 2152 208 "r\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[3\] r3 " "Converted element name(s) from \"r\[3\]\" to \"r3\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 216 2064 2152 232 "r\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[2\] r2 " "Converted element name(s) from \"r\[2\]\" to \"r2\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 240 2048 2144 256 "r\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[0\] r0 " "Converted element name(s) from \"r\[0\]\" to \"r0\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 288 2016 2152 304 "r\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[1\] r1 " "Converted element name(s) from \"r\[1\]\" to \"r1\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 264 2032 2152 280 "r\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[6..0\] r6..0 " "Converted element name(s) from \"r\[6..0\]\" to \"r6..0\"" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 104 2050 2080 120 "r\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037365 ""}  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 144 2112 2152 160 "r\[6\]" "" } { 168 2096 2152 184 "r\[5\]" "" } { 192 2080 2152 208 "r\[4\]" "" } { 216 2064 2152 232 "r\[3\]" "" } { 240 2048 2144 256 "r\[2\]" "" } { 288 2016 2152 304 "r\[0\]" "" } { 264 2032 2152 280 "r\[1\]" "" } { 104 2050 2080 120 "r\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592973037365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "showdice.vhd 2 1 " "Using design file showdice.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShowDice-a " "Found design unit 1: ShowDice-a" {  } { { "showdice.vhd" "" { Text "C:/altera/13.1/DiceTest/showdice.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShowDice " "Found entity 1: ShowDice" {  } { { "showdice.vhd" "" { Text "C:/altera/13.1/DiceTest/showdice.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973037901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShowDice ShowDice:inst6 " "Elaborating entity \"ShowDice\" for hierarchy \"ShowDice:inst6\"" {  } { { "DiceTest.bdf" "inst6" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 456 2008 2160 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dice.vhd 2 1 " "Using design file dice.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dice-a " "Found design unit 1: Dice-a" {  } { { "dice.vhd" "" { Text "C:/altera/13.1/DiceTest/dice.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dice " "Found entity 1: Dice" {  } { { "dice.vhd" "" { Text "C:/altera/13.1/DiceTest/dice.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973037923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dice Dice:inst11 " "Elaborating entity \"Dice\" for hierarchy \"Dice:inst11\"" {  } { { "DiceTest.bdf" "inst11" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 456 704 856 568 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw dice.vhd(15) " "VHDL Process Statement warning at dice.vhd(15): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dice.vhd" "" { Text "C:/altera/13.1/DiceTest/dice.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973037925 "|DiceTest|Dice:inst11"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/13.1/DiceTest/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973037942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst3 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst3\"" {  } { { "DiceTest.bdf" "inst3" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 440 448 568 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/13.1/DiceTest/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973037970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973037970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst3\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst3\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/13.1/DiceTest/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973037972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "C:/altera/13.1/DiceTest/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst5 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst5\"" {  } { { "DiceTest.bdf" "inst5" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 832 896 1032 928 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transfervectortobit7.vhd 2 1 " "Using design file transfervectortobit7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transferVectorToBit7-a " "Found design unit 1: transferVectorToBit7-a" {  } { { "transfervectortobit7.vhd" "" { Text "C:/altera/13.1/DiceTest/transfervectortobit7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038062 ""} { "Info" "ISGN_ENTITY_NAME" "1 transferVectorToBit7 " "Found entity 1: transferVectorToBit7" {  } { { "transfervectortobit7.vhd" "" { Text "C:/altera/13.1/DiceTest/transfervectortobit7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferVectorToBit7 transferVectorToBit7:inst16 " "Elaborating entity \"transferVectorToBit7\" for hierarchy \"transferVectorToBit7:inst16\"" {  } { { "DiceTest.bdf" "inst16" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 688 1816 1952 864 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplayer2.vhd 2 1 " "Using design file sevensegmentdisplayer2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentDisplayer2-a " "Found design unit 1: sevenSegmentDisplayer2-a" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038100 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDisplayer2 " "Found entity 1: sevenSegmentDisplayer2" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDisplayer2 sevenSegmentDisplayer2:inst15 " "Elaborating entity \"sevenSegmentDisplayer2\" for hierarchy \"sevenSegmentDisplayer2:inst15\"" {  } { { "DiceTest.bdf" "inst15" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 688 1616 1776 800 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 sevensegmentdisplayer2.vhd(19) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(19): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038107 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag2 sevensegmentdisplayer2.vhd(19) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(19): signal \"flag2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038108 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 sevensegmentdisplayer2.vhd(60) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(60): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038108 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag2 sevensegmentdisplayer2.vhd(60) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(60): signal \"flag2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038108 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 sevensegmentdisplayer2.vhd(102) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(102): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038109 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag2 sevensegmentdisplayer2.vhd(102) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(102): signal \"flag2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038109 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 sevensegmentdisplayer2.vhd(142) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(142): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038109 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag2 sevensegmentdisplayer2.vhd(142) " "VHDL Process Statement warning at sevensegmentdisplayer2.vhd(142): signal \"flag2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplayer2.vhd" "" { Text "C:/altera/13.1/DiceTest/sevensegmentdisplayer2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038109 "|DiceTest|sevenSegmentDisplayer2:inst15"}
{ "Warning" "WSGN_SEARCH_FILE" "controlstatetodisplay.vhd 2 1 " "Using design file controlstatetodisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlStateToDisplay-a " "Found design unit 1: controlStateToDisplay-a" {  } { { "controlstatetodisplay.vhd" "" { Text "C:/altera/13.1/DiceTest/controlstatetodisplay.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038144 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlStateToDisplay " "Found entity 1: controlStateToDisplay" {  } { { "controlstatetodisplay.vhd" "" { Text "C:/altera/13.1/DiceTest/controlstatetodisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlStateToDisplay controlStateToDisplay:inst22 " "Elaborating entity \"controlStateToDisplay\" for hierarchy \"controlStateToDisplay:inst22\"" {  } { { "DiceTest.bdf" "inst22" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 304 1488 1640 416 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state controlstatetodisplay.vhd(24) " "VHDL Process Statement warning at controlstatetodisplay.vhd(24): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlstatetodisplay.vhd" "" { Text "C:/altera/13.1/DiceTest/controlstatetodisplay.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038149 "|DiceTest|controlStateToDisplay:inst12"}
{ "Warning" "WSGN_SEARCH_FILE" "transferbittovector5.vhd 2 1 " "Using design file transferbittovector5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transferBitToVector5-a " "Found design unit 1: transferBitToVector5-a" {  } { { "transferbittovector5.vhd" "" { Text "C:/altera/13.1/DiceTest/transferbittovector5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038182 ""} { "Info" "ISGN_ENTITY_NAME" "1 transferBitToVector5 " "Found entity 1: transferBitToVector5" {  } { { "transferbittovector5.vhd" "" { Text "C:/altera/13.1/DiceTest/transferbittovector5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferBitToVector5 transferBitToVector5:inst2 " "Elaborating entity \"transferBitToVector5\" for hierarchy \"transferBitToVector5:inst2\"" {  } { { "DiceTest.bdf" "inst2" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 256 1304 1440 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:inst13 " "Elaborating entity \"final\" for hierarchy \"final:inst13\"" {  } { { "DiceTest.bdf" "inst13" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 272 1104 1248 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/altera/13.1/DiceTest/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder final:inst13\|FullAdder:inst3 " "Elaborating entity \"FullAdder\" for hierarchy \"final:inst13\|FullAdder:inst3\"" {  } { { "final.bdf" "inst3" { Schematic "C:/altera/13.1/DiceTest/final.bdf" { { 96 608 704 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038225 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst1 " "Block or symbol \"XOR\" of instance \"inst1\" overlaps another block or symbol" {  } { { "fulladder.bdf" "" { Schematic "C:/altera/13.1/DiceTest/fulladder.bdf" { { 224 752 816 272 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592973038227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "judge.vhd 2 1 " "Using design file judge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-a " "Found design unit 1: judge-a" {  } { { "judge.vhd" "" { Text "C:/altera/13.1/DiceTest/judge.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038263 ""} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "judge.vhd" "" { Text "C:/altera/13.1/DiceTest/judge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:inst14 " "Elaborating entity \"judge\" for hierarchy \"judge:inst14\"" {  } { { "DiceTest.bdf" "inst14" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 248 712 848 328 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_6x5.bdf 1 1 " "Using design file adder_6x5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_6x5 " "Found entity 1: adder_6x5" {  } { { "adder_6x5.bdf" "" { Schematic "C:/altera/13.1/DiceTest/adder_6x5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_6x5 adder_6x5:inst1 " "Elaborating entity \"adder_6x5\" for hierarchy \"adder_6x5:inst1\"" {  } { { "DiceTest.bdf" "inst1" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 288 928 1024 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statechange.vhd 2 1 " "Using design file statechange.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stateChange-a " "Found design unit 1: stateChange-a" {  } { { "statechange.vhd" "" { Text "C:/altera/13.1/DiceTest/statechange.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038298 ""} { "Info" "ISGN_ENTITY_NAME" "1 stateChange " "Found entity 1: stateChange" {  } { { "statechange.vhd" "" { Text "C:/altera/13.1/DiceTest/statechange.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateChange stateChange:inst24 " "Elaborating entity \"stateChange\" for hierarchy \"stateChange:inst24\"" {  } { { "DiceTest.bdf" "inst24" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 704 1112 1264 784 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038299 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state statechange.vhd(32) " "VHDL Process Statement warning at statechange.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statechange.vhd" "" { Text "C:/altera/13.1/DiceTest/statechange.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038316 "|DiceTest|stateChange:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Win_or_Lose Win_or_Lose:inst21 " "Elaborating entity \"Win_or_Lose\" for hierarchy \"Win_or_Lose:inst21\"" {  } { { "DiceTest.bdf" "inst21" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 960 1840 1960 1184 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst1 " "Primitive \"XOR\" of instance \"inst1\" not used" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { { 264 768 832 312 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1592973038354 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst15 " "Primitive \"XOR\" of instance \"inst15\" not used" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { { 616 752 816 664 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1592973038354 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst22 " "Primitive \"XOR\" of instance \"inst22\" not used" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { { 800 752 816 848 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1592973038354 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst28 " "Primitive \"XOR\" of instance \"inst28\" not used" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { { 1008 752 816 1056 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1592973038355 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst5 " "Primitive \"XOR\" of instance \"inst5\" not used" {  } { { "Win_or_Lose.bdf" "" { Schematic "C:/altera/13.1/DiceTest/Win_or_Lose.bdf" { { 440 760 824 488 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1592973038355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transfervectortobit5.vhd 2 1 " "Using design file transfervectortobit5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transferVectorToBit5-a " "Found design unit 1: transferVectorToBit5-a" {  } { { "transfervectortobit5.vhd" "" { Text "C:/altera/13.1/DiceTest/transfervectortobit5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038381 ""} { "Info" "ISGN_ENTITY_NAME" "1 transferVectorToBit5 " "Found entity 1: transferVectorToBit5" {  } { { "transfervectortobit5.vhd" "" { Text "C:/altera/13.1/DiceTest/transfervectortobit5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferVectorToBit5 transferVectorToBit5:inst19 " "Elaborating entity \"transferVectorToBit5\" for hierarchy \"transferVectorToBit5:inst19\"" {  } { { "DiceTest.bdf" "inst19" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 912 1608 1744 1056 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer_test.bdf 1 1 " "Using design file buzzer_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_test " "Found entity 1: buzzer_test" {  } { { "buzzer_test.bdf" "" { Schematic "C:/altera/13.1/DiceTest/buzzer_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_test buzzer_test:inst " "Elaborating entity \"buzzer_test\" for hierarchy \"buzzer_test:inst\"" {  } { { "DiceTest.bdf" "inst" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 384 1800 1896 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.vhd 2 1 " "Using design file buzzer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-arch " "Found design unit 1: buzzer-arch" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038432 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer_test:inst\|buzzer:inst " "Elaborating entity \"buzzer\" for hierarchy \"buzzer_test:inst\|buzzer:inst\"" {  } { { "buzzer_test.bdf" "inst" { Schematic "C:/altera/13.1/DiceTest/buzzer_test.bdf" { { 160 400 560 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH buzzer.vhd(26) " "VHDL Process Statement warning at buzzer.vhd(26): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038436 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX buzzer.vhd(99) " "VHDL Process Statement warning at buzzer.vhd(99): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038436 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BEAT buzzer.vhd(96) " "VHDL Process Statement warning at buzzer.vhd(96): inferring latch(es) for signal or variable \"BEAT\", which holds its previous value in one or more paths through the process" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592973038436 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[0\] buzzer.vhd(96) " "Inferred latch for \"BEAT\[0\]\" at buzzer.vhd(96)" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038437 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[1\] buzzer.vhd(96) " "Inferred latch for \"BEAT\[1\]\" at buzzer.vhd(96)" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038437 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[2\] buzzer.vhd(96) " "Inferred latch for \"BEAT\[2\]\" at buzzer.vhd(96)" {  } { { "buzzer.vhd" "" { Text "C:/altera/13.1/DiceTest/buzzer.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038437 "|DiceTest|buzzer_test:inst|buzzer:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "div2.vhd 2 1 " "Using design file div2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div2-a " "Found design unit 1: div2-a" {  } { { "div2.vhd" "" { Text "C:/altera/13.1/DiceTest/div2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038453 ""} { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.vhd" "" { Text "C:/altera/13.1/DiceTest/div2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 buzzer_test:inst\|div2:inst2 " "Elaborating entity \"div2\" for hierarchy \"buzzer_test:inst\|div2:inst2\"" {  } { { "buzzer_test.bdf" "inst2" { Schematic "C:/altera/13.1/DiceTest/buzzer_test.bdf" { { 272 216 336 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mario_win_test.bdf 1 1 " "Using design file mario_win_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mario_win_test " "Found entity 1: mario_win_test" {  } { { "mario_win_test.bdf" "" { Schematic "C:/altera/13.1/DiceTest/mario_win_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_win_test mario_win_test:inst34 " "Elaborating entity \"mario_win_test\" for hierarchy \"mario_win_test:inst34\"" {  } { { "DiceTest.bdf" "inst34" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 1032 2288 2384 1160 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mario_win.vhd 2 1 " "Using design file mario_win.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mario_win-arch " "Found design unit 1: mario_win-arch" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038487 ""} { "Info" "ISGN_ENTITY_NAME" "1 mario_win " "Found entity 1: mario_win" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_win mario_win_test:inst34\|mario_win:inst " "Elaborating entity \"mario_win\" for hierarchy \"mario_win_test:inst34\|mario_win:inst\"" {  } { { "mario_win_test.bdf" "inst" { Schematic "C:/altera/13.1/DiceTest/mario_win_test.bdf" { { 240 848 1008 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038488 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH mario_win.vhd(26) " "VHDL Process Statement warning at mario_win.vhd(26): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038490 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX mario_win.vhd(115) " "VHDL Process Statement warning at mario_win.vhd(115): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038490 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BEAT mario_win.vhd(112) " "VHDL Process Statement warning at mario_win.vhd(112): inferring latch(es) for signal or variable \"BEAT\", which holds its previous value in one or more paths through the process" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592973038491 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[0\] mario_win.vhd(112) " "Inferred latch for \"BEAT\[0\]\" at mario_win.vhd(112)" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038491 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[1\] mario_win.vhd(112) " "Inferred latch for \"BEAT\[1\]\" at mario_win.vhd(112)" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038491 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[2\] mario_win.vhd(112) " "Inferred latch for \"BEAT\[2\]\" at mario_win.vhd(112)" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038491 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[3\] mario_win.vhd(112) " "Inferred latch for \"BEAT\[3\]\" at mario_win.vhd(112)" {  } { { "mario_win.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_win.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038491 "|DiceTest|mario_win_test:inst26|mario_win:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "det8x8.vhd 2 1 " "Using design file det8x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det8x8-a " "Found design unit 1: det8x8-a" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038508 ""} { "Info" "ISGN_ENTITY_NAME" "1 det8x8 " "Found entity 1: det8x8" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038508 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det8x8 det8x8:inst25 " "Elaborating entity \"det8x8\" for hierarchy \"det8x8:inst25\"" {  } { { "DiceTest.bdf" "inst25" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 992 2008 2120 1072 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038509 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f det8x8.vhd(12) " "VHDL Signal Declaration warning at det8x8.vhd(12): used explicit default value for signal \"f\" because signal was never assigned a value" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag det8x8.vhd(29) " "VHDL Process Statement warning at det8x8.vhd(29): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f det8x8.vhd(30) " "VHDL Process Statement warning at det8x8.vhd(30): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag det8x8.vhd(33) " "VHDL Process Statement warning at det8x8.vhd(33): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag det8x8.vhd(16) " "VHDL Process Statement warning at det8x8.vhd(16): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag det8x8.vhd(16) " "Inferred latch for \"flag\" at det8x8.vhd(16)" {  } { { "det8x8.vhd" "" { Text "C:/altera/13.1/DiceTest/det8x8.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038510 "|DiceTest|det8x8:inst25"}
{ "Warning" "WSGN_SEARCH_FILE" "mario_lose_test.bdf 1 1 " "Using design file mario_lose_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mario_lose_test " "Found entity 1: mario_lose_test" {  } { { "mario_lose_test.bdf" "" { Schematic "C:/altera/13.1/DiceTest/mario_lose_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_lose_test mario_lose_test:inst32 " "Elaborating entity \"mario_lose_test\" for hierarchy \"mario_lose_test:inst32\"" {  } { { "DiceTest.bdf" "inst32" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 1160 2288 2384 1288 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mario_lose.vhd 2 1 " "Using design file mario_lose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mario_lose-arch " "Found design unit 1: mario_lose-arch" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mario_lose " "Found entity 1: mario_lose" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592973038541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592973038541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_lose mario_lose_test:inst32\|mario_lose:inst " "Elaborating entity \"mario_lose\" for hierarchy \"mario_lose_test:inst32\|mario_lose:inst\"" {  } { { "mario_lose_test.bdf" "inst" { Schematic "C:/altera/13.1/DiceTest/mario_lose_test.bdf" { { 240 848 1008 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592973038543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH mario_lose.vhd(26) " "VHDL Process Statement warning at mario_lose.vhd(26): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038544 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX mario_lose.vhd(115) " "VHDL Process Statement warning at mario_lose.vhd(115): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592973038544 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BEAT mario_lose.vhd(112) " "VHDL Process Statement warning at mario_lose.vhd(112): inferring latch(es) for signal or variable \"BEAT\", which holds its previous value in one or more paths through the process" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1592973038545 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[0\] mario_lose.vhd(112) " "Inferred latch for \"BEAT\[0\]\" at mario_lose.vhd(112)" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038545 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[1\] mario_lose.vhd(112) " "Inferred latch for \"BEAT\[1\]\" at mario_lose.vhd(112)" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038545 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[2\] mario_lose.vhd(112) " "Inferred latch for \"BEAT\[2\]\" at mario_lose.vhd(112)" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038545 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEAT\[3\] mario_lose.vhd(112) " "Inferred latch for \"BEAT\[3\]\" at mario_lose.vhd(112)" {  } { { "mario_lose.vhd" "" { Text "C:/altera/13.1/DiceTest/mario_lose.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592973038545 "|DiceTest|mario_lose_test:inst32|mario_lose:inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "judge:inst14\|Mux0 " "Found clock multiplexer judge:inst14\|Mux0" {  } { { "judge.vhd" "" { Text "C:/altera/13.1/DiceTest/judge.vhd" 25 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1592973038920 "|DiceTest|judge:inst14|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1592973038920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM VCC " "Pin \"COM\" is stuck at VCC" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 376 200 376 392 "COM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592973040310 "|DiceTest|COM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2 GND " "Pin \"DE2\" is stuck at GND" {  } { { "DiceTest.bdf" "" { Schematic "C:/altera/13.1/DiceTest/DiceTest.bdf" { { 344 264 440 360 "DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592973040310 "|DiceTest|DE2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592973040310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592973040540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592973041701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592973041701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592973041961 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592973041961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592973041961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592973041961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592973042082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 12:30:42 2020 " "Processing ended: Wed Jun 24 12:30:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592973042082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592973042082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592973042082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592973042082 ""}
