 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 500
        -transition_time
        -capacitance
Design : gcdGCDUnit_rtl
Version: F-2011.09-SP4
Date   : Mon Sep 10 12:56:03 2012
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: operands_bits_A[5]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[5] (in)                                         0.0194    0.0044     0.2044 r
  operands_bits_A[5] (net)                      1       4.0782              0.0000     0.2044 r
  GCDdpath0/operands_bits_A[5] (gcdGCDUnitDpath_W16)                        0.0000     0.2044 r
  GCDdpath0/operands_bits_A[5] (net)                    4.0782              0.0000     0.2044 r
  GCDdpath0/U177/IN2 (NOR2X0)                                     0.0194    0.0000 *   0.2044 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0328     0.2372 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.2372 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.2372 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.2675 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.2675 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.2675 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.3065 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.3065 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.3065 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.3432 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.3432 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.3432 r
  data arrival time                                                                    0.3432

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.3432
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4599


  Startpoint: operands_bits_A[6]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[6] (in)                                         0.0172    0.0036     0.2036 r
  operands_bits_A[6] (net)                      1       3.3164              0.0000     0.2036 r
  GCDdpath0/operands_bits_A[6] (gcdGCDUnitDpath_W16)                        0.0000     0.2036 r
  GCDdpath0/operands_bits_A[6] (net)                    3.3164              0.0000     0.2036 r
  GCDdpath0/U182/IN2 (NOR2X0)                                     0.0172    0.0000 *   0.2036 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0339     0.2375 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.2375 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.2375 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.2696 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.2696 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.2696 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.3159 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.3159 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.3159 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.3463 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.3463 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.3464 r
  data arrival time                                                                    0.3464

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.3464
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4601


  Startpoint: operands_bits_A[4]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[4] (in)                                         0.0203    0.0047     0.2047 r
  operands_bits_A[4] (net)                      1       4.4105              0.0000     0.2047 r
  GCDdpath0/operands_bits_A[4] (gcdGCDUnitDpath_W16)                        0.0000     0.2047 r
  GCDdpath0/operands_bits_A[4] (net)                    4.4105              0.0000     0.2047 r
  GCDdpath0/U168/IN2 (NOR2X0)                                     0.0203    0.0001 *   0.2048 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0316     0.2364 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.2364 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.2364 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.2653 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.2653 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.2653 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.3067 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.3067 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.3067 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.3427 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.3427 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.3427 r
  data arrival time                                                                    0.3427

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.3427
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4608


  Startpoint: operands_bits_A[1]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[1] (in)                                         0.0170    0.0035     0.2035 r
  operands_bits_A[1] (net)                      1       3.2179              0.0000     0.2035 r
  GCDdpath0/operands_bits_A[1] (gcdGCDUnitDpath_W16)                        0.0000     0.2035 r
  GCDdpath0/operands_bits_A[1] (net)                    3.2179              0.0000     0.2035 r
  GCDdpath0/U174/IN2 (NOR2X0)                                     0.0170    0.0000 *   0.2035 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0333     0.2368 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.2368 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.2368 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.2678 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.2678 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.2679 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.3073 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.3073 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.3073 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.3422 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.3422 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.3422 r
  data arrival time                                                                    0.3422

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.3422
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4613


  Startpoint: operands_bits_A[0]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[0] (in)                                         0.0182    0.0039     0.2039 r
  operands_bits_A[0] (net)                      1       3.6534              0.0000     0.2039 r
  GCDdpath0/operands_bits_A[0] (gcdGCDUnitDpath_W16)                        0.0000     0.2039 r
  GCDdpath0/operands_bits_A[0] (net)                    3.6534              0.0000     0.2039 r
  GCDdpath0/U184/IN2 (NOR2X0)                                     0.0182    0.0000 *   0.2040 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0321     0.2360 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.2360 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.2360 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.2698 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.2698 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.2699 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.3005 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.3005 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.3005 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.3402 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.3402 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.3402 r
  data arrival time                                                                    0.3402

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.3402
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4616


  Startpoint: operands_bits_A[2]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[2] (in)                                         0.0174    0.0036     0.2036 r
  operands_bits_A[2] (net)                      1       3.3888              0.0000     0.2036 r
  GCDdpath0/operands_bits_A[2] (gcdGCDUnitDpath_W16)                        0.0000     0.2036 r
  GCDdpath0/operands_bits_A[2] (net)                    3.3888              0.0000     0.2036 r
  GCDdpath0/U187/IN2 (NOR2X0)                                     0.0174    0.0000 *   0.2037 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0345     0.2382 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.2382 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.2382 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.2675 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.2675 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.2675 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.3060 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.3060 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.3060 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.3419 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.3419 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.3419 r
  data arrival time                                                                    0.3419

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.3419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4616


  Startpoint: operands_bits_A[8]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[8] (in)                                         0.0181    0.0039     0.2039 r
  operands_bits_A[8] (net)                      1       3.6086              0.0000     0.2039 r
  GCDdpath0/operands_bits_A[8] (gcdGCDUnitDpath_W16)                        0.0000     0.2039 r
  GCDdpath0/operands_bits_A[8] (net)                    3.6086              0.0000     0.2039 r
  GCDdpath0/U172/IN2 (NOR2X0)                                     0.0181    0.0000 *   0.2039 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0317     0.2356 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.2356 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.2356 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.2660 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.2660 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.2660 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.3039 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.3039 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.3039 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.3411 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.3411 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.3411 r
  data arrival time                                                                    0.3411

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.3411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4618


  Startpoint: operands_bits_A[3]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[3] (in)                                         0.0182    0.0040     0.2040 r
  operands_bits_A[3] (net)                      1       3.6739              0.0000     0.2040 r
  GCDdpath0/operands_bits_A[3] (gcdGCDUnitDpath_W16)                        0.0000     0.2040 r
  GCDdpath0/operands_bits_A[3] (net)                    3.6739              0.0000     0.2040 r
  GCDdpath0/U190/IN2 (NOR2X0)                                     0.0182    0.0000 *   0.2040 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0318     0.2358 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.2358 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.2358 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.2676 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.2676 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.2676 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.3128 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.3128 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.3128 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.3436 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.3436 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.3436 r
  data arrival time                                                                    0.3436

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.3436
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4631


  Startpoint: operands_bits_A[7]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[7] (in)                                         0.0200    0.0046     0.2046 r
  operands_bits_A[7] (net)                      1       4.3087              0.0000     0.2046 r
  GCDdpath0/operands_bits_A[7] (gcdGCDUnitDpath_W16)                        0.0000     0.2046 r
  GCDdpath0/operands_bits_A[7] (net)                    4.3087              0.0000     0.2046 r
  GCDdpath0/U164/IN2 (NOR2X0)                                     0.0200    0.0001 *   0.2047 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0317     0.2364 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.2364 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.2364 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.2649 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.2649 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.2649 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.3028 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.3028 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.3028 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.3390 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.3390 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.3390 r
  data arrival time                                                                    0.3390

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.3390
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4642


  Startpoint: result_rdy (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  result_rdy (in)                                                 0.0105    0.0023     0.2023 f
  result_rdy (net)                              1       2.0753              0.0000     0.2023 f
  GCDctrl0/result_rdy (gcdGCDUnitCtrl)                                      0.0000     0.2023 f
  GCDctrl0/result_rdy (net)                             2.0753              0.0000     0.2023 f
  GCDctrl0/U20/IN1 (NAND2X0)                                      0.0105    0.0000 *   0.2024 f
  GCDctrl0/U20/QN (NAND2X0)                                       0.0520    0.0246     0.2270 r
  GCDctrl0/n18 (net)                            1       2.1893              0.0000     0.2270 r
  GCDctrl0/U19/IN1 (NAND2X0)                                      0.0520    0.0000 *   0.2270 r
  GCDctrl0/U19/QN (NAND2X0)                                       0.0602    0.0417     0.2687 f
  GCDctrl0/n19 (net)                            1       3.4202              0.0000     0.2687 f
  GCDctrl0/U18/IN3 (OA21X1)                                       0.0602    0.0000 *   0.2687 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0697     0.3385 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.3385 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.3385 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.3677 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.3677 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.3677 r
  data arrival time                                                                    0.3677

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.3677
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4647


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_val (in)                                               0.0170    0.0054     0.2054 f
  operands_val (net)                            2       4.7306              0.0000     0.2054 f
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2054 f
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2054 f
  GCDctrl0/U11/IN2 (NAND2X0)                                      0.0170    0.0000 *   0.2054 f
  GCDctrl0/U11/QN (NAND2X0)                                       0.0553    0.0317     0.2370 r
  GCDctrl0/n4 (net)                             1       2.7902              0.0000     0.2370 r
  GCDctrl0/U10/IN2 (NAND2X0)                                      0.0553    0.0000 *   0.2370 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0458     0.2828 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.2828 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.2828 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.3368 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.3368 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.3368 f
  A_en (net)                                            2.0534              0.0000     0.3368 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.3368 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.3368 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.3368 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.3368 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.3368 f
  data arrival time                                                                    0.3368

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.3368
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4719


  Startpoint: operands_bits_A[9]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[9] (in)                                         0.0194    0.0044     0.2044 r
  operands_bits_A[9] (net)                      1       4.0745              0.0000     0.2044 r
  GCDdpath0/operands_bits_A[9] (gcdGCDUnitDpath_W16)                        0.0000     0.2044 r
  GCDdpath0/operands_bits_A[9] (net)                    4.0745              0.0000     0.2044 r
  GCDdpath0/U274/IN2 (OR2X1)                                      0.0194    0.0000 *   0.2044 r
  GCDdpath0/U274/Q (OR2X1)                                        0.0342    0.0561     0.2605 r
  GCDdpath0/n191 (net)                          1       4.2043              0.0000     0.2605 r
  GCDdpath0/U275/IN1 (NAND3X0)                                    0.0342    0.0000 *   0.2606 r
  GCDdpath0/U275/QN (NAND3X0)                                     0.0664    0.0363     0.2969 f
  GCDdpath0/n198 (net)                          1       5.5849              0.0000     0.2969 f
  GCDdpath0/U116/IN1 (NAND2X0)                                    0.0664    0.0001 *   0.2970 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0345     0.3314 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.3314 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.3314 r
  data arrival time                                                                    0.3314

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.3314
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4756


  Startpoint: operands_bits_A[12]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[12] (in)                                        0.0194    0.0044     0.2044 r
  operands_bits_A[12] (net)                     1       4.1025              0.0000     0.2044 r
  GCDdpath0/operands_bits_A[12] (gcdGCDUnitDpath_W16)                       0.0000     0.2044 r
  GCDdpath0/operands_bits_A[12] (net)                   4.1025              0.0000     0.2044 r
  GCDdpath0/U287/IN2 (OR2X1)                                      0.0194    0.0000 *   0.2045 r
  GCDdpath0/U287/Q (OR2X1)                                        0.0322    0.0549     0.2593 r
  GCDdpath0/n227 (net)                          1       3.4723              0.0000     0.2593 r
  GCDdpath0/U288/IN1 (NAND3X0)                                    0.0322    0.0000 *   0.2594 r
  GCDdpath0/U288/QN (NAND3X0)                                     0.0618    0.0334     0.2928 f
  GCDdpath0/n246 (net)                          1       4.6811              0.0000     0.2928 f
  GCDdpath0/U106/IN1 (NAND2X0)                                    0.0618    0.0001 *   0.2929 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0360     0.3289 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.3289 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.3289 r
  data arrival time                                                                    0.3289

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.3289
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4769


  Startpoint: operands_bits_A[15]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[15] (in)                                        0.0191    0.0043     0.2043 r
  operands_bits_A[15] (net)                     1       3.9647              0.0000     0.2043 r
  GCDdpath0/operands_bits_A[15] (gcdGCDUnitDpath_W16)                       0.0000     0.2043 r
  GCDdpath0/operands_bits_A[15] (net)                   3.9647              0.0000     0.2043 r
  GCDdpath0/U305/IN2 (OR2X1)                                      0.0191    0.0000 *   0.2043 r
  GCDdpath0/U305/Q (OR2X1)                                        0.0349    0.0565     0.2608 r
  GCDdpath0/n302 (net)                          1       4.4601              0.0000     0.2608 r
  GCDdpath0/U306/IN1 (NAND3X0)                                    0.0349    0.0001 *   0.2608 r
  GCDdpath0/U306/QN (NAND3X0)                                     0.0541    0.0297     0.2905 f
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.2905 f
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0541    0.0000 *   0.2906 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0363     0.3269 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.3269 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.3269 r
  data arrival time                                                                    0.3269

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.3269
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4805


  Startpoint: operands_bits_A[13]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[13] (in)                                        0.0187    0.0041     0.2041 r
  operands_bits_A[13] (net)                     1       3.8265              0.0000     0.2041 r
  GCDdpath0/operands_bits_A[13] (gcdGCDUnitDpath_W16)                       0.0000     0.2041 r
  GCDdpath0/operands_bits_A[13] (net)                   3.8265              0.0000     0.2041 r
  GCDdpath0/U291/IN2 (OR2X1)                                      0.0187    0.0000 *   0.2041 r
  GCDdpath0/U291/Q (OR2X1)                                        0.0338    0.0557     0.2598 r
  GCDdpath0/n249 (net)                          1       4.0391              0.0000     0.2598 r
  GCDdpath0/U292/IN1 (NAND3X0)                                    0.0338    0.0000 *   0.2598 r
  GCDdpath0/U292/QN (NAND3X0)                                     0.0600    0.0328     0.2926 f
  GCDdpath0/n259 (net)                          1       4.3307              0.0000     0.2926 f
  GCDdpath0/U110/IN1 (NAND2X0)                                    0.0600    0.0001 *   0.2927 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0331     0.3257 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.3257 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.3257 r
  data arrival time                                                                    0.3257

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.3257
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4817


  Startpoint: operands_bits_A[10]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[10] (in)                                        0.0183    0.0040     0.2040 r
  operands_bits_A[10] (net)                     1       3.6967              0.0000     0.2040 r
  GCDdpath0/operands_bits_A[10] (gcdGCDUnitDpath_W16)                       0.0000     0.2040 r
  GCDdpath0/operands_bits_A[10] (net)                   3.6967              0.0000     0.2040 r
  GCDdpath0/U278/IN2 (OR2X1)                                      0.0183    0.0000 *   0.2040 r
  GCDdpath0/U278/Q (OR2X1)                                        0.0340    0.0557     0.2597 r
  GCDdpath0/n201 (net)                          1       4.1201              0.0000     0.2597 r
  GCDdpath0/U279/IN1 (NAND3X0)                                    0.0340    0.0000 *   0.2598 r
  GCDdpath0/U279/QN (NAND3X0)                                     0.0579    0.0317     0.2915 f
  GCDdpath0/n212 (net)                          1       3.9195              0.0000     0.2915 f
  GCDdpath0/U120/IN1 (NAND2X0)                                    0.0579    0.0000 *   0.2915 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0336     0.3251 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.3251 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.3251 r
  data arrival time                                                                    0.3251

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.3251
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4817


  Startpoint: operands_bits_A[14]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[14] (in)                                        0.0198    0.0046     0.2046 r
  operands_bits_A[14] (net)                     1       4.2394              0.0000     0.2046 r
  GCDdpath0/operands_bits_A[14] (gcdGCDUnitDpath_W16)                       0.0000     0.2046 r
  GCDdpath0/operands_bits_A[14] (net)                   4.2394              0.0000     0.2046 r
  GCDdpath0/U295/IN2 (OR2X1)                                      0.0198    0.0000 *   0.2046 r
  GCDdpath0/U295/Q (OR2X1)                                        0.0321    0.0549     0.2595 r
  GCDdpath0/n262 (net)                          1       3.4341              0.0000     0.2595 r
  GCDdpath0/U296/IN1 (NAND3X0)                                    0.0321    0.0000 *   0.2595 r
  GCDdpath0/U296/QN (NAND3X0)                                     0.0560    0.0303     0.2898 f
  GCDdpath0/n276 (net)                          1       3.5248              0.0000     0.2898 f
  GCDdpath0/U114/IN1 (NAND2X0)                                    0.0560    0.0000 *   0.2898 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0319     0.3217 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.3217 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.3217 r
  data arrival time                                                                    0.3217

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.3217
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4858


  Startpoint: operands_bits_A[6]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[6] (in)                                         0.0136    0.0038     0.2038 f
  operands_bits_A[6] (net)                      1       3.3164              0.0000     0.2038 f
  GCDdpath0/operands_bits_A[6] (gcdGCDUnitDpath_W16)                        0.0000     0.2038 f
  GCDdpath0/operands_bits_A[6] (net)                    3.3164              0.0000     0.2038 f
  GCDdpath0/U182/IN2 (NOR2X0)                                     0.0136    0.0000 *   0.2038 f
  GCDdpath0/U182/QN (NOR2X0)                                      0.0594    0.0323     0.2360 r
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.2360 r
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0594    0.0000 *   0.2361 r
  GCDdpath0/U50/QN (NOR2X0)                                       0.0852    0.0359     0.2720 f
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.2720 f
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0852    0.0000 *   0.2720 f
  GCDdpath0/U67/QN (NAND2X0)                                      0.0717    0.0455     0.3175 r
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.3175 r
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0717    0.0000 *   0.3175 r
  GCDdpath0/U68/QN (NAND2X1)                                      0.0472    0.0329     0.3504 f
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.3504 f
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0472    0.0000 *   0.3504 f
  data arrival time                                                                    0.3504

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0606     0.8394
  data required time                                                                   0.8394
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8394
  data arrival time                                                                   -0.3504
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4890


  Startpoint: operands_bits_A[11]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_A[11] (in)                                        0.0197    0.0045     0.2045 r
  operands_bits_A[11] (net)                     1       4.1926              0.0000     0.2045 r
  GCDdpath0/operands_bits_A[11] (gcdGCDUnitDpath_W16)                       0.0000     0.2045 r
  GCDdpath0/operands_bits_A[11] (net)                   4.1926              0.0000     0.2045 r
  GCDdpath0/U282/IN2 (OR2X1)                                      0.0197    0.0000 *   0.2046 r
  GCDdpath0/U282/Q (OR2X1)                                        0.0322    0.0549     0.2595 r
  GCDdpath0/n215 (net)                          1       3.4627              0.0000     0.2595 r
  GCDdpath0/U283/IN1 (NAND3X0)                                    0.0322    0.0000 *   0.2595 r
  GCDdpath0/U283/QN (NAND3X0)                                     0.0505    0.0272     0.2867 f
  GCDdpath0/n224 (net)                          1       2.4300              0.0000     0.2867 f
  GCDdpath0/U124/IN1 (NAND2X0)                                    0.0505    0.0000 *   0.2868 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0311     0.3178 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.3178 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.3178 r
  data arrival time                                                                    0.3178

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.3178
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4895


  Startpoint: operands_bits_A[5]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[5] (in)                                         0.0154    0.0046     0.2046 f
  operands_bits_A[5] (net)                      1       4.0782              0.0000     0.2046 f
  GCDdpath0/operands_bits_A[5] (gcdGCDUnitDpath_W16)                        0.0000     0.2046 f
  GCDdpath0/operands_bits_A[5] (net)                    4.0782              0.0000     0.2046 f
  GCDdpath0/U177/IN2 (NOR2X0)                                     0.0154    0.0000 *   0.2047 f
  GCDdpath0/U177/QN (NOR2X0)                                      0.0559    0.0308     0.2354 r
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.2354 r
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0559    0.0000 *   0.2354 r
  GCDdpath0/U49/QN (NOR2X0)                                       0.0832    0.0338     0.2693 f
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.2693 f
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0832    0.0000 *   0.2693 f
  GCDdpath0/U65/QN (NAND2X0)                                      0.0607    0.0382     0.3075 r
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.3075 r
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0607    0.0000 *   0.3075 r
  GCDdpath0/U66/QN (NAND2X0)                                      0.0569    0.0401     0.3476 f
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.3476 f
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0569    0.0000 *   0.3476 f
  data arrival time                                                                    0.3476

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0629     0.8371
  data required time                                                                   0.8371
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8371
  data arrival time                                                                   -0.3476
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4895


  Startpoint: operands_bits_A[0]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[0] (in)                                         0.0144    0.0041     0.2041 f
  operands_bits_A[0] (net)                      1       3.6534              0.0000     0.2041 f
  GCDdpath0/operands_bits_A[0] (gcdGCDUnitDpath_W16)                        0.0000     0.2041 f
  GCDdpath0/operands_bits_A[0] (net)                    3.6534              0.0000     0.2041 f
  GCDdpath0/U184/IN2 (NOR2X0)                                     0.0144    0.0000 *   0.2042 f
  GCDdpath0/U184/QN (NOR2X0)                                      0.0550    0.0301     0.2343 r
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.2343 r
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2343 r
  GCDdpath0/U51/QN (NOR2X0)                                       0.0886    0.0372     0.2715 f
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.2715 f
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0886    0.0000 *   0.2716 f
  GCDdpath0/U69/QN (NAND2X1)                                      0.0492    0.0298     0.3014 r
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.3014 r
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0492    0.0000 *   0.3014 r
  GCDdpath0/U70/QN (NAND2X0)                                      0.0657    0.0434     0.3449 f
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.3449 f
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0657    0.0000 *   0.3449 f
  data arrival time                                                                    0.3449

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0649     0.8351
  data required time                                                                   0.8351
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8351
  data arrival time                                                                   -0.3449
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4901


  Startpoint: operands_bits_A[2]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[2] (in)                                         0.0138    0.0038     0.2038 f
  operands_bits_A[2] (net)                      1       3.3888              0.0000     0.2038 f
  GCDdpath0/operands_bits_A[2] (gcdGCDUnitDpath_W16)                        0.0000     0.2038 f
  GCDdpath0/operands_bits_A[2] (net)                    3.3888              0.0000     0.2038 f
  GCDdpath0/U187/IN2 (NOR2X0)                                     0.0138    0.0000 *   0.2039 f
  GCDdpath0/U187/QN (NOR2X0)                                      0.0606    0.0329     0.2368 r
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.2368 r
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.2368 r
  GCDdpath0/U52/QN (NOR2X0)                                       0.0809    0.0332     0.2700 f
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.2700 f
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0809    0.0000 *   0.2701 f
  GCDdpath0/U71/QN (NAND2X0)                                      0.0600    0.0379     0.3079 r
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.3079 r
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0600    0.0000 *   0.3079 r
  GCDdpath0/U72/QN (NAND2X0)                                      0.0557    0.0393     0.3472 f
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.3472 f
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0557    0.0000 *   0.3472 f
  data arrival time                                                                    0.3472

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0626     0.8374
  data required time                                                                   0.8374
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8374
  data arrival time                                                                   -0.3472
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4902


  Startpoint: operands_bits_A[1]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[1] (in)                                         0.0133    0.0036     0.2036 f
  operands_bits_A[1] (net)                      1       3.2179              0.0000     0.2036 f
  GCDdpath0/operands_bits_A[1] (gcdGCDUnitDpath_W16)                        0.0000     0.2036 f
  GCDdpath0/operands_bits_A[1] (net)                    3.2179              0.0000     0.2036 f
  GCDdpath0/U174/IN2 (NOR2X0)                                     0.0133    0.0000 *   0.2037 f
  GCDdpath0/U174/QN (NOR2X0)                                      0.0583    0.0317     0.2354 r
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.2354 r
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0583    0.0000 *   0.2354 r
  GCDdpath0/U48/QN (NOR2X0)                                       0.0839    0.0348     0.2702 f
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.2702 f
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0839    0.0000 *   0.2702 f
  GCDdpath0/U63/QN (NAND2X0)                                      0.0615    0.0387     0.3089 r
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.3089 r
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0615    0.0000 *   0.3089 r
  GCDdpath0/U64/QN (NAND2X0)                                      0.0539    0.0381     0.3470 f
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.3470 f
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0539    0.0000 *   0.3470 f
  data arrival time                                                                    0.3470

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0622     0.8378
  data required time                                                                   0.8378
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8378
  data arrival time                                                                   -0.3470
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4908


  Startpoint: operands_bits_A[4]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[4] (in)                                         0.0163    0.0050     0.2050 f
  operands_bits_A[4] (net)                      1       4.4105              0.0000     0.2050 f
  GCDdpath0/operands_bits_A[4] (gcdGCDUnitDpath_W16)                        0.0000     0.2050 f
  GCDdpath0/operands_bits_A[4] (net)                    4.4105              0.0000     0.2050 f
  GCDdpath0/U168/IN2 (NOR2X0)                                     0.0163    0.0001 *   0.2050 f
  GCDdpath0/U168/QN (NOR2X0)                                      0.0528    0.0293     0.2343 r
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.2343 r
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0528    0.0000 *   0.2343 r
  GCDdpath0/U167/QN (NOR2X0)                                      0.0817    0.0323     0.2666 f
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.2666 f
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0817    0.0000 *   0.2666 f
  GCDdpath0/U59/QN (NAND2X0)                                      0.0643    0.0407     0.3073 r
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.3073 r
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0643    0.0000 *   0.3073 r
  GCDdpath0/U60/QN (NAND2X0)                                      0.0556    0.0393     0.3466 f
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.3466 f
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0556    0.0000 *   0.3466 f
  data arrival time                                                                    0.3466

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0626     0.8374
  data required time                                                                   0.8374
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8374
  data arrival time                                                                   -0.3466
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4908


  Startpoint: operands_bits_A[8]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[8] (in)                                         0.0143    0.0041     0.2041 f
  operands_bits_A[8] (net)                      1       3.6086              0.0000     0.2041 f
  GCDdpath0/operands_bits_A[8] (gcdGCDUnitDpath_W16)                        0.0000     0.2041 f
  GCDdpath0/operands_bits_A[8] (net)                    3.6086              0.0000     0.2041 f
  GCDdpath0/U172/IN2 (NOR2X0)                                     0.0143    0.0000 *   0.2041 f
  GCDdpath0/U172/QN (NOR2X0)                                      0.0543    0.0298     0.2339 r
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.2339 r
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0543    0.0000 *   0.2339 r
  GCDdpath0/U47/QN (NOR2X0)                                       0.0836    0.0338     0.2677 f
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.2677 f
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0836    0.0000 *   0.2677 f
  GCDdpath0/U61/QN (NAND2X0)                                      0.0593    0.0372     0.3049 r
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.3049 r
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0593    0.0000 *   0.3049 r
  GCDdpath0/U62/QN (NAND2X0)                                      0.0581    0.0406     0.3455 f
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.3455 f
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0581    0.0000 *   0.3455 f
  data arrival time                                                                    0.3455

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0632     0.8368
  data required time                                                                   0.8368
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8368
  data arrival time                                                                   -0.3455
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4913


  Startpoint: result_rdy (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  result_rdy (in)                                                 0.0138    0.0022     0.2022 r
  result_rdy (net)                              1       2.0753              0.0000     0.2022 r
  GCDctrl0/result_rdy (gcdGCDUnitCtrl)                                      0.0000     0.2022 r
  GCDctrl0/result_rdy (net)                             2.0753              0.0000     0.2022 r
  GCDctrl0/U20/IN1 (NAND2X0)                                      0.0138    0.0000 *   0.2022 r
  GCDctrl0/U20/QN (NAND2X0)                                       0.0452    0.0281     0.2303 f
  GCDctrl0/n18 (net)                            1       2.1893              0.0000     0.2303 f
  GCDctrl0/U19/IN1 (NAND2X0)                                      0.0452    0.0000 *   0.2303 f
  GCDctrl0/U19/QN (NAND2X0)                                       0.0631    0.0377     0.2680 r
  GCDctrl0/n19 (net)                            1       3.4202              0.0000     0.2680 r
  GCDctrl0/U18/IN3 (OA21X1)                                       0.0631    0.0000 *   0.2680 r
  GCDctrl0/U18/Q (OA21X1)                                         0.0404    0.0681     0.3361 r
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.3361 r
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0404    0.0000 *   0.3362 r
  GCDctrl0/U17/QN (NOR2X0)                                        0.0450    0.0307     0.3669 f
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.3669 f
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0450    0.0000 *   0.3669 f
  data arrival time                                                                    0.3669

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0412     0.8588
  data required time                                                                   0.8588
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8588
  data arrival time                                                                   -0.3669
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4919


  Startpoint: operands_bits_A[3]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[3] (in)                                         0.0145    0.0042     0.2042 f
  operands_bits_A[3] (net)                      1       3.6739              0.0000     0.2042 f
  GCDdpath0/operands_bits_A[3] (gcdGCDUnitDpath_W16)                        0.0000     0.2042 f
  GCDdpath0/operands_bits_A[3] (net)                    3.6739              0.0000     0.2042 f
  GCDdpath0/U190/IN2 (NOR2X0)                                     0.0145    0.0000 *   0.2042 f
  GCDdpath0/U190/QN (NOR2X0)                                      0.0544    0.0299     0.2341 r
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.2341 r
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0544    0.0000 *   0.2341 r
  GCDdpath0/U53/QN (NOR2X0)                                       0.0857    0.0352     0.2692 f
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.2692 f
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0857    0.0000 *   0.2693 f
  GCDdpath0/U73/QN (NAND2X0)                                      0.0701    0.0443     0.3136 r
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.3136 r
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.3136 r
  GCDdpath0/U74/QN (NAND2X1)                                      0.0475    0.0332     0.3468 f
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.3468 f
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0475    0.0000 *   0.3469 f
  data arrival time                                                                    0.3469

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0607     0.8393
  data required time                                                                   0.8393
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8393
  data arrival time                                                                   -0.3469
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4924


  Startpoint: operands_bits_A[7]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[7] (in)                                         0.0160    0.0049     0.2049 f
  operands_bits_A[7] (net)                      1       4.3087              0.0000     0.2049 f
  GCDdpath0/operands_bits_A[7] (gcdGCDUnitDpath_W16)                        0.0000     0.2049 f
  GCDdpath0/operands_bits_A[7] (net)                    4.3087              0.0000     0.2049 f
  GCDdpath0/U164/IN2 (NOR2X0)                                     0.0160    0.0001 *   0.2049 f
  GCDdpath0/U164/QN (NOR2X0)                                      0.0532    0.0295     0.2344 r
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.2344 r
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0532    0.0000 *   0.2344 r
  GCDdpath0/U163/QN (NOR2X0)                                      0.0811    0.0319     0.2663 f
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.2663 f
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0811    0.0000 *   0.2663 f
  GCDdpath0/U57/QN (NAND2X0)                                      0.0591    0.0372     0.3035 r
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.3035 r
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0591    0.0000 *   0.3035 r
  GCDdpath0/U58/QN (NAND2X0)                                      0.0564    0.0396     0.3431 f
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.3431 f
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0564    0.0000 *   0.3431 f
  data arrival time                                                                    0.3431

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0628     0.8372
  data required time                                                                   0.8372
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8372
  data arrival time                                                                   -0.3431
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4941


  Startpoint: operands_bits_A[9]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[9] (in)                                         0.0154    0.0046     0.2046 f
  operands_bits_A[9] (net)                      1       4.0745              0.0000     0.2046 f
  GCDdpath0/operands_bits_A[9] (gcdGCDUnitDpath_W16)                        0.0000     0.2046 f
  GCDdpath0/operands_bits_A[9] (net)                    4.0745              0.0000     0.2046 f
  GCDdpath0/U274/IN2 (OR2X1)                                      0.0154    0.0000 *   0.2046 f
  GCDdpath0/U274/Q (OR2X1)                                        0.0305    0.0533     0.2579 f
  GCDdpath0/n191 (net)                          1       4.2043              0.0000     0.2579 f
  GCDdpath0/U275/IN1 (NAND3X0)                                    0.0305    0.0000 *   0.2580 f
  GCDdpath0/U275/QN (NAND3X0)                                     0.0767    0.0359     0.2938 r
  GCDdpath0/n198 (net)                          1       5.5849              0.0000     0.2938 r
  GCDdpath0/U116/IN1 (NAND2X0)                                    0.0767    0.0001 *   0.2939 r
  GCDdpath0/U116/QN (NAND2X0)                                     0.0543    0.0379     0.3319 f
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.3319 f
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0543    0.0000 *   0.3319 f
  data arrival time                                                                    0.3319

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0623     0.8377
  data required time                                                                   0.8377
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8377
  data arrival time                                                                   -0.3319
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5058


  Startpoint: operands_bits_A[12]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[12] (in)                                        0.0155    0.0046     0.2046 f
  operands_bits_A[12] (net)                     1       4.1025              0.0000     0.2046 f
  GCDdpath0/operands_bits_A[12] (gcdGCDUnitDpath_W16)                       0.0000     0.2046 f
  GCDdpath0/operands_bits_A[12] (net)                   4.1025              0.0000     0.2046 f
  GCDdpath0/U287/IN2 (OR2X1)                                      0.0155    0.0000 *   0.2047 f
  GCDdpath0/U287/Q (OR2X1)                                        0.0287    0.0520     0.2566 f
  GCDdpath0/n227 (net)                          1       3.4723              0.0000     0.2566 f
  GCDdpath0/U288/IN1 (NAND3X0)                                    0.0287    0.0000 *   0.2567 f
  GCDdpath0/U288/QN (NAND3X0)                                     0.0720    0.0330     0.2897 r
  GCDdpath0/n246 (net)                          1       4.6811              0.0000     0.2897 r
  GCDdpath0/U106/IN1 (NAND2X0)                                    0.0720    0.0001 *   0.2898 r
  GCDdpath0/U106/QN (NAND2X0)                                     0.0566    0.0397     0.3295 f
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.3295 f
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0566    0.0000 *   0.3295 f
  data arrival time                                                                    0.3295

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0628     0.8372
  data required time                                                                   0.8372
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8372
  data arrival time                                                                   -0.3295
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5076


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_val (in)                                               0.0170    0.0054     0.2054 f
  operands_val (net)                            2       4.7306              0.0000     0.2054 f
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2054 f
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2054 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0170    0.0000 *   0.2054 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0594    0.0279     0.2333 r
  GCDctrl0/n12 (net)                            1       3.1411              0.0000     0.2333 r
  GCDctrl0/U27/IN1 (NOR3X0)                                       0.0594    0.0000 *   0.2333 r
  GCDctrl0/U27/QN (NOR3X0)                                        0.0679    0.0406     0.2739 f
  GCDctrl0/n15 (net)                            1       2.0795              0.0000     0.2739 f
  GCDctrl0/U9/IN2 (NAND2X0)                                       0.0679    0.0000 *   0.2739 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0462     0.3201 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.3201 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.3201 r
  data arrival time                                                                    0.3201

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.3201
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5084


  Startpoint: operands_bits_A[13]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[13] (in)                                        0.0148    0.0043     0.2043 f
  operands_bits_A[13] (net)                     1       3.8265              0.0000     0.2043 f
  GCDdpath0/operands_bits_A[13] (gcdGCDUnitDpath_W16)                       0.0000     0.2043 f
  GCDdpath0/operands_bits_A[13] (net)                   3.8265              0.0000     0.2043 f
  GCDdpath0/U291/IN2 (OR2X1)                                      0.0148    0.0000 *   0.2044 f
  GCDdpath0/U291/Q (OR2X1)                                        0.0301    0.0529     0.2573 f
  GCDdpath0/n249 (net)                          1       4.0391              0.0000     0.2573 f
  GCDdpath0/U292/IN1 (NAND3X0)                                    0.0301    0.0000 *   0.2573 f
  GCDdpath0/U292/QN (NAND3X0)                                     0.0703    0.0325     0.2898 r
  GCDdpath0/n259 (net)                          1       4.3307              0.0000     0.2898 r
  GCDdpath0/U110/IN1 (NAND2X0)                                    0.0703    0.0001 *   0.2898 r
  GCDdpath0/U110/QN (NAND2X0)                                     0.0520    0.0367     0.3265 f
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.3265 f
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0520    0.0000 *   0.3265 f
  data arrival time                                                                    0.3265

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0618     0.8382
  data required time                                                                   0.8382
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8382
  data arrival time                                                                   -0.3265
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5117


  Startpoint: operands_bits_A[10]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[10] (in)                                        0.0145    0.0042     0.2042 f
  operands_bits_A[10] (net)                     1       3.6967              0.0000     0.2042 f
  GCDdpath0/operands_bits_A[10] (gcdGCDUnitDpath_W16)                       0.0000     0.2042 f
  GCDdpath0/operands_bits_A[10] (net)                   3.6967              0.0000     0.2042 f
  GCDdpath0/U278/IN2 (OR2X1)                                      0.0145    0.0000 *   0.2042 f
  GCDdpath0/U278/Q (OR2X1)                                        0.0303    0.0530     0.2572 f
  GCDdpath0/n201 (net)                          1       4.1201              0.0000     0.2572 f
  GCDdpath0/U279/IN1 (NAND3X0)                                    0.0303    0.0000 *   0.2573 f
  GCDdpath0/U279/QN (NAND3X0)                                     0.0681    0.0314     0.2887 r
  GCDdpath0/n212 (net)                          1       3.9195              0.0000     0.2887 r
  GCDdpath0/U120/IN1 (NAND2X0)                                    0.0681    0.0000 *   0.2887 r
  GCDdpath0/U120/QN (NAND2X0)                                     0.0530    0.0374     0.3262 f
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.3262 f
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0530    0.0000 *   0.3262 f
  data arrival time                                                                    0.3262

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0620     0.8380
  data required time                                                                   0.8380
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8380
  data arrival time                                                                   -0.3262
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5118


  Startpoint: operands_bits_A[15]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[15] (in)                                        0.0152    0.0045     0.2045 f
  operands_bits_A[15] (net)                     1       3.9647              0.0000     0.2045 f
  GCDdpath0/operands_bits_A[15] (gcdGCDUnitDpath_W16)                       0.0000     0.2045 f
  GCDdpath0/operands_bits_A[15] (net)                   3.9647              0.0000     0.2045 f
  GCDdpath0/U305/IN2 (OR2X1)                                      0.0152    0.0000 *   0.2045 f
  GCDdpath0/U305/Q (OR2X1)                                        0.0311    0.0537     0.2582 f
  GCDdpath0/n302 (net)                          1       4.4601              0.0000     0.2582 f
  GCDdpath0/U306/IN1 (NAND3X0)                                    0.0311    0.0001 *   0.2583 f
  GCDdpath0/U306/QN (NAND3X0)                                     0.0641    0.0296     0.2879 r
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.2879 r
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0641    0.0000 *   0.2879 r
  GCDdpath0/U127/QN (NAND2X0)                                     0.0515    0.0344     0.3223 f
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.3223 f
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0515    0.0000 *   0.3223 f
  data arrival time                                                                    0.3223

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0616     0.8384
  data required time                                                                   0.8384
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8384
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5160


  Startpoint: operands_bits_A[14]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[14] (in)                                        0.0158    0.0048     0.2048 f
  operands_bits_A[14] (net)                     1       4.2394              0.0000     0.2048 f
  GCDdpath0/operands_bits_A[14] (gcdGCDUnitDpath_W16)                       0.0000     0.2048 f
  GCDdpath0/operands_bits_A[14] (net)                   4.2394              0.0000     0.2048 f
  GCDdpath0/U295/IN2 (OR2X1)                                      0.0158    0.0000 *   0.2048 f
  GCDdpath0/U295/Q (OR2X1)                                        0.0286    0.0519     0.2568 f
  GCDdpath0/n262 (net)                          1       3.4341              0.0000     0.2568 f
  GCDdpath0/U296/IN1 (NAND3X0)                                    0.0286    0.0000 *   0.2568 f
  GCDdpath0/U296/QN (NAND3X0)                                     0.0660    0.0300     0.2868 r
  GCDdpath0/n276 (net)                          1       3.5248              0.0000     0.2868 r
  GCDdpath0/U114/IN1 (NAND2X0)                                    0.0660    0.0000 *   0.2868 r
  GCDdpath0/U114/QN (NAND2X0)                                     0.0502    0.0357     0.3225 f
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.3225 f
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.3225 f
  data arrival time                                                                    0.3225

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0613     0.8387
  data required time                                                                   0.8387
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8387
  data arrival time                                                                   -0.3225
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5162


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_val (in)                                               0.0170    0.0054     0.2054 f
  operands_val (net)                            2       4.7306              0.0000     0.2054 f
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2054 f
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2054 f
  GCDctrl0/U11/IN2 (NAND2X0)                                      0.0170    0.0000 *   0.2054 f
  GCDctrl0/U11/QN (NAND2X0)                                       0.0553    0.0317     0.2370 r
  GCDctrl0/n4 (net)                             1       2.7902              0.0000     0.2370 r
  GCDctrl0/U10/IN2 (NAND2X0)                                      0.0553    0.0000 *   0.2370 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0458     0.2828 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.2828 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.2828 f
  B_en (net)                                            4.5490              0.0000     0.2828 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.2828 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.2828 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.2828 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.2828 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.2828 f
  data arrival time                                                                    0.2828

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.2828
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5164


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_val (in)                                               0.0212    0.0051     0.2051 r
  operands_val (net)                            2       4.7306              0.0000     0.2051 r
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2051 r
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2051 r
  GCDctrl0/U11/IN2 (NAND2X0)                                      0.0212    0.0000 *   0.2051 r
  GCDctrl0/U11/QN (NAND2X0)                                       0.0573    0.0337     0.2388 f
  GCDctrl0/n4 (net)                             1       2.7902              0.0000     0.2388 f
  GCDctrl0/U10/IN2 (NAND2X0)                                      0.0573    0.0000 *   0.2389 f
  GCDctrl0/U10/QN (NAND2X0)                                       0.0764    0.0485     0.2874 r
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.2874 r
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0764    0.0000 *   0.2874 r
  GCDctrl0/U25/Q (OR2X1)                                          0.0297    0.0564     0.3439 r
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.3439 r
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.3439 r
  A_en (net)                                            2.0534              0.0000     0.3439 r
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.3439 r
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.3439 r
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.3439 r
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.3439 r
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0297    0.0000 *   0.3439 r
  data arrival time                                                                    0.3439

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0378     0.8622
  data required time                                                                   0.8622
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8622
  data arrival time                                                                   -0.3439
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5183


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0368    0.0116     0.2116 r
  reset (net)                    3      10.1873              0.0000     0.2116 r
  GCDctrl0/reset (gcdGCDUnitCtrl)                            0.0000     0.2116 r
  GCDctrl0/reset (net)                  10.1873              0.0000     0.2116 r
  GCDctrl0/U27/IN3 (NOR3X0)                        0.0368    0.0000 *   0.2117 r
  GCDctrl0/U27/QN (NOR3X0)                         0.0679    0.0509     0.2625 f
  GCDctrl0/n15 (net)             1       2.0795              0.0000     0.2625 f
  GCDctrl0/U9/IN2 (NAND2X0)                        0.0679    0.0000 *   0.2625 f
  GCDctrl0/U9/QN (NAND2X0)                         0.0703    0.0462     0.3087 r
  GCDctrl0/n13 (net)             1       3.3523              0.0000     0.3087 r
  GCDctrl0/state_reg_1_/D (DFFX1)                  0.0703    0.0000 *   0.3087 r
  data arrival time                                                     0.3087

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                          0.0000     0.9000 r
  library setup time                                        -0.0715     0.8285
  data required time                                                    0.8285
  -------------------------------------------------------------------------------
  data required time                                                    0.8285
  data arrival time                                                    -0.3087
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5198


  Startpoint: operands_bits_A[11]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_A[11] (in)                                        0.0157    0.0047     0.2047 f
  operands_bits_A[11] (net)                     1       4.1926              0.0000     0.2047 f
  GCDdpath0/operands_bits_A[11] (gcdGCDUnitDpath_W16)                       0.0000     0.2047 f
  GCDdpath0/operands_bits_A[11] (net)                   4.1926              0.0000     0.2047 f
  GCDdpath0/U282/IN2 (OR2X1)                                      0.0157    0.0000 *   0.2048 f
  GCDdpath0/U282/Q (OR2X1)                                        0.0287    0.0520     0.2568 f
  GCDdpath0/n215 (net)                          1       3.4627              0.0000     0.2568 f
  GCDdpath0/U283/IN1 (NAND3X0)                                    0.0287    0.0000 *   0.2568 f
  GCDdpath0/U283/QN (NAND3X0)                                     0.0603    0.0270     0.2838 r
  GCDdpath0/n224 (net)                          1       2.4300              0.0000     0.2838 r
  GCDdpath0/U124/IN1 (NAND2X0)                                    0.0603    0.0000 *   0.2838 r
  GCDdpath0/U124/QN (NAND2X0)                                     0.0490    0.0349     0.3188 f
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.3188 f
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0490    0.0000 *   0.3188 f
  data arrival time                                                                    0.3188

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0611     0.8389
  data required time                                                                   0.8389
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8389
  data arrival time                                                                   -0.3188
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5202


  Startpoint: operands_bits_B[12]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[12] (in)                                        0.0206    0.0049     0.2049 r
  operands_bits_B[12] (net)                     1       4.5141              0.0000     0.2049 r
  GCDdpath0/operands_bits_B[12] (gcdGCDUnitDpath_W16)                       0.0000     0.2049 r
  GCDdpath0/operands_bits_B[12] (net)                   4.5141              0.0000     0.2049 r
  GCDdpath0/U286/IN1 (MUX21X1)                                    0.0206    0.0001 *   0.2049 r
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0732     0.2782 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.2782 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.2782 r
  data arrival time                                                                    0.2782

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.2782
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5343


  Startpoint: operands_bits_B[3]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[3] (in)                                         0.0154    0.0029     0.2029 r
  operands_bits_B[3] (net)                      1       2.6528              0.0000     0.2029 r
  GCDdpath0/operands_bits_B[3] (gcdGCDUnitDpath_W16)                        0.0000     0.2029 r
  GCDdpath0/operands_bits_B[3] (net)                    2.6528              0.0000     0.2029 r
  GCDdpath0/U254/IN1 (MUX21X1)                                    0.0154    0.0000 *   0.2029 r
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0698     0.2727 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.2727 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.2727 r
  data arrival time                                                                    0.2727

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.2727
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5410


  Startpoint: operands_bits_B[14]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[14] (in)                                        0.0183    0.0040     0.2040 r
  operands_bits_B[14] (net)                     1       3.6969              0.0000     0.2040 r
  GCDdpath0/operands_bits_B[14] (gcdGCDUnitDpath_W16)                       0.0000     0.2040 r
  GCDdpath0/operands_bits_B[14] (net)                   3.6969              0.0000     0.2040 r
  GCDdpath0/U294/IN1 (MUX21X1)                                    0.0183    0.0000 *   0.2040 r
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0692     0.2732 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.2732 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.2732 r
  data arrival time                                                                    0.2732

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.2732
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5413


  Startpoint: operands_bits_B[5]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[5] (in)                                         0.0168    0.0034     0.2034 r
  operands_bits_B[5] (net)                      1       3.1656              0.0000     0.2034 r
  GCDdpath0/operands_bits_B[5] (gcdGCDUnitDpath_W16)                        0.0000     0.2034 r
  GCDdpath0/operands_bits_B[5] (net)                    3.1656              0.0000     0.2034 r
  GCDdpath0/U259/IN1 (MUX21X1)                                    0.0168    0.0000 *   0.2034 r
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0686     0.2720 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.2720 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.2720 r
  data arrival time                                                                    0.2720

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.2720
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5427


  Startpoint: operands_bits_B[11]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[11] (in)                                        0.0210    0.0050     0.2050 r
  operands_bits_B[11] (net)                     1       4.6644              0.0000     0.2050 r
  GCDdpath0/operands_bits_B[11] (gcdGCDUnitDpath_W16)                       0.0000     0.2050 r
  GCDdpath0/operands_bits_B[11] (net)                   4.6644              0.0000     0.2050 r
  GCDdpath0/U281/IN1 (MUX21X1)                                    0.0210    0.0001 *   0.2051 r
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0676     0.2727 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.2727 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.2727 r
  data arrival time                                                                    0.2727

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.2727
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5431


  Startpoint: operands_bits_B[9]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[9] (in)                                         0.0183    0.0040     0.2040 r
  operands_bits_B[9] (net)                      1       3.7096              0.0000     0.2040 r
  GCDdpath0/operands_bits_B[9] (gcdGCDUnitDpath_W16)                        0.0000     0.2040 r
  GCDdpath0/operands_bits_B[9] (net)                    3.7096              0.0000     0.2040 r
  GCDdpath0/U273/IN1 (MUX21X1)                                    0.0183    0.0000 *   0.2040 r
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0679     0.2719 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.2719 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.2719 r
  data arrival time                                                                    0.2719

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.2719
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5434


  Startpoint: operands_bits_B[10]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[10] (in)                                        0.0200    0.0046     0.2046 r
  operands_bits_B[10] (net)                     1       4.2895              0.0000     0.2046 r
  GCDdpath0/operands_bits_B[10] (gcdGCDUnitDpath_W16)                       0.0000     0.2046 r
  GCDdpath0/operands_bits_B[10] (net)                   4.2895              0.0000     0.2046 r
  GCDdpath0/U277/IN1 (MUX21X1)                                    0.0200    0.0001 *   0.2047 r
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0673     0.2720 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.2720 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.2720 r
  data arrival time                                                                    0.2720

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.2720
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5438


  Startpoint: operands_bits_B[8]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[8] (in)                                         0.0151    0.0028     0.2028 r
  operands_bits_B[8] (net)                      1       2.5592              0.0000     0.2028 r
  GCDdpath0/operands_bits_B[8] (gcdGCDUnitDpath_W16)                        0.0000     0.2028 r
  GCDdpath0/operands_bits_B[8] (net)                    2.5592              0.0000     0.2028 r
  GCDdpath0/U270/IN1 (MUX21X1)                                    0.0151    0.0000 *   0.2028 r
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0681     0.2709 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.2709 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.2709 r
  data arrival time                                                                    0.2709

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.2709
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5438


  Startpoint: operands_bits_B[13]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[13] (in)                                        0.0201    0.0047     0.2047 r
  operands_bits_B[13] (net)                     1       4.3352              0.0000     0.2047 r
  GCDdpath0/operands_bits_B[13] (gcdGCDUnitDpath_W16)                       0.0000     0.2047 r
  GCDdpath0/operands_bits_B[13] (net)                   4.3352              0.0000     0.2047 r
  GCDdpath0/U290/IN1 (MUX21X1)                                    0.0201    0.0001 *   0.2047 r
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0670     0.2718 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.2718 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.2718 r
  data arrival time                                                                    0.2718

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.2718
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5442


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_val (in)                                               0.0212    0.0051     0.2051 r
  operands_val (net)                            2       4.7306              0.0000     0.2051 r
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2051 r
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2051 r
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0212    0.0000 *   0.2051 r
  GCDctrl0/U15/QN (NOR2X0)                                        0.0565    0.0287     0.2338 f
  GCDctrl0/n12 (net)                            1       3.1411              0.0000     0.2338 f
  GCDctrl0/U27/IN1 (NOR3X0)                                       0.0565    0.0000 *   0.2338 f
  GCDctrl0/U27/QN (NOR3X0)                                        0.0754    0.0356     0.2694 r
  GCDctrl0/n15 (net)                            1       2.0795              0.0000     0.2694 r
  GCDctrl0/U9/IN2 (NAND2X0)                                       0.0754    0.0000 *   0.2694 r
  GCDctrl0/U9/QN (NAND2X0)                                        0.0614    0.0429     0.3122 f
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.3122 f
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0614    0.0000 *   0.3123 f
  data arrival time                                                                    0.3123

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0433     0.8567
  data required time                                                                   0.8567
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8567
  data arrival time                                                                   -0.3123
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5444


  Startpoint: operands_bits_B[4]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[4] (in)                                         0.0165    0.0033     0.2033 r
  operands_bits_B[4] (net)                      1       3.0435              0.0000     0.2033 r
  GCDdpath0/operands_bits_B[4] (gcdGCDUnitDpath_W16)                        0.0000     0.2033 r
  GCDdpath0/operands_bits_B[4] (net)                    3.0435              0.0000     0.2033 r
  GCDdpath0/U257/IN1 (MUX21X1)                                    0.0165    0.0000 *   0.2033 r
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0675     0.2708 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.2708 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.2708 r
  data arrival time                                                                    0.2708

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.2708
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5444


  Startpoint: operands_bits_B[0]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[0] (in)                                         0.0150    0.0027     0.2027 r
  operands_bits_B[0] (net)                      1       2.5007              0.0000     0.2027 r
  GCDdpath0/operands_bits_B[0] (gcdGCDUnitDpath_W16)                        0.0000     0.2027 r
  GCDdpath0/operands_bits_B[0] (net)                    2.5007              0.0000     0.2027 r
  GCDdpath0/U245/IN1 (MUX21X1)                                    0.0150    0.0000 *   0.2027 r
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0675     0.2702 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.2702 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.2702 r
  data arrival time                                                                    0.2702

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.2702
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5449


  Startpoint: operands_bits_B[7]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[7] (in)                                         0.0172    0.0036     0.2036 r
  operands_bits_B[7] (net)                      1       3.3167              0.0000     0.2036 r
  GCDdpath0/operands_bits_B[7] (gcdGCDUnitDpath_W16)                        0.0000     0.2036 r
  GCDdpath0/operands_bits_B[7] (net)                    3.3167              0.0000     0.2036 r
  GCDdpath0/U265/IN1 (MUX21X1)                                    0.0172    0.0000 *   0.2036 r
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0668     0.2704 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.2704 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.2704 r
  data arrival time                                                                    0.2704

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.2704
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5453


  Startpoint: operands_bits_B[2]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[2] (in)                                         0.0186    0.0041     0.2041 r
  operands_bits_B[2] (net)                      1       3.7922              0.0000     0.2041 r
  GCDdpath0/operands_bits_B[2] (gcdGCDUnitDpath_W16)                        0.0000     0.2041 r
  GCDdpath0/operands_bits_B[2] (net)                    3.7922              0.0000     0.2041 r
  GCDdpath0/U251/IN1 (MUX21X1)                                    0.0186    0.0000 *   0.2041 r
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0663     0.2705 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.2705 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.2705 r
  data arrival time                                                                    0.2705

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.2705
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5454


  Startpoint: operands_bits_B[15]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[15] (in)                                        0.0169    0.0034     0.2034 r
  operands_bits_B[15] (net)                     1       3.1978              0.0000     0.2034 r
  GCDdpath0/operands_bits_B[15] (gcdGCDUnitDpath_W16)                       0.0000     0.2034 r
  GCDdpath0/operands_bits_B[15] (net)                   3.1978              0.0000     0.2034 r
  GCDdpath0/U300/IN1 (MUX21X1)                                    0.0169    0.0000 *   0.2035 r
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0663     0.2697 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.2697 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.2697 r
  data arrival time                                                                    0.2697

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.2697
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5463


  Startpoint: operands_bits_B[6]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[6] (in)                                         0.0151    0.0027     0.2027 r
  operands_bits_B[6] (net)                      1       2.5432              0.0000     0.2027 r
  GCDdpath0/operands_bits_B[6] (gcdGCDUnitDpath_W16)                        0.0000     0.2027 r
  GCDdpath0/operands_bits_B[6] (net)                    2.5432              0.0000     0.2027 r
  GCDdpath0/U262/IN1 (MUX21X1)                                    0.0151    0.0000 *   0.2027 r
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0664     0.2691 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.2691 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.2691 r
  data arrival time                                                                    0.2691

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.2691
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5466


  Startpoint: operands_bits_B[1]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_bits_B[1] (in)                                         0.0151    0.0028     0.2028 r
  operands_bits_B[1] (net)                      1       2.5598              0.0000     0.2028 r
  GCDdpath0/operands_bits_B[1] (gcdGCDUnitDpath_W16)                        0.0000     0.2028 r
  GCDdpath0/operands_bits_B[1] (net)                    2.5598              0.0000     0.2028 r
  GCDdpath0/U248/IN1 (MUX21X1)                                    0.0151    0.0000 *   0.2028 r
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0661     0.2688 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.2688 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.2688 r
  data arrival time                                                                    0.2688

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.2688
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5471


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0309    0.0121     0.2121 f
  reset (net)                    3      10.1873              0.0000     0.2121 f
  GCDctrl0/reset (gcdGCDUnitCtrl)                            0.0000     0.2121 f
  GCDctrl0/reset (net)                  10.1873              0.0000     0.2121 f
  GCDctrl0/U27/IN3 (NOR3X0)                        0.0309    0.0000 *   0.2121 f
  GCDctrl0/U27/QN (NOR3X0)                         0.0754    0.0459     0.2580 r
  GCDctrl0/n15 (net)             1       2.0795              0.0000     0.2580 r
  GCDctrl0/U9/IN2 (NAND2X0)                        0.0754    0.0000 *   0.2580 r
  GCDctrl0/U9/QN (NAND2X0)                         0.0614    0.0429     0.3009 f
  GCDctrl0/n13 (net)             1       3.3523              0.0000     0.3009 f
  GCDctrl0/state_reg_1_/D (DFFX1)                  0.0614    0.0000 *   0.3010 f
  data arrival time                                                     0.3010

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                          0.0000     0.9000 r
  library setup time                                        -0.0433     0.8567
  data required time                                                    0.8567
  -------------------------------------------------------------------------------
  data required time                                                    0.8567
  data arrival time                                                    -0.3010
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5557


  Startpoint: operands_val
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  operands_val (in)                                               0.0212    0.0051     0.2051 r
  operands_val (net)                            2       4.7306              0.0000     0.2051 r
  GCDctrl0/operands_val (gcdGCDUnitCtrl)                                    0.0000     0.2051 r
  GCDctrl0/operands_val (net)                           4.7306              0.0000     0.2051 r
  GCDctrl0/U11/IN2 (NAND2X0)                                      0.0212    0.0000 *   0.2051 r
  GCDctrl0/U11/QN (NAND2X0)                                       0.0573    0.0337     0.2388 f
  GCDctrl0/n4 (net)                             1       2.7902              0.0000     0.2388 f
  GCDctrl0/U10/IN2 (NAND2X0)                                      0.0573    0.0000 *   0.2389 f
  GCDctrl0/U10/QN (NAND2X0)                                       0.0764    0.0485     0.2874 r
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.2874 r
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.2874 r
  B_en (net)                                            4.5490              0.0000     0.2874 r
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.2874 r
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.2874 r
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.2874 r
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.2874 r
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0764    0.0000 *   0.2874 r
  data arrival time                                                                    0.2874

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0494     0.8506
  data required time                                                                   0.8506
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8506
  data arrival time                                                                   -0.2874
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5632


  Startpoint: operands_bits_B[12]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[12] (in)                                        0.0165    0.0051     0.2051 f
  operands_bits_B[12] (net)                     1       4.5141              0.0000     0.2051 f
  GCDdpath0/operands_bits_B[12] (gcdGCDUnitDpath_W16)                       0.0000     0.2051 f
  GCDdpath0/operands_bits_B[12] (net)                   4.5141              0.0000     0.2051 f
  GCDdpath0/U286/IN1 (MUX21X1)                                    0.0165    0.0001 *   0.2052 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0438    0.0671     0.2722 f
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.2722 f
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0438    0.0001 *   0.2723 f
  data arrival time                                                                    0.2723

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0598     0.8402
  data required time                                                                   0.8402
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8402
  data arrival time                                                                   -0.2723
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5679


  Startpoint: operands_bits_B[3]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[3] (in)                                         0.0120    0.0030     0.2030 f
  operands_bits_B[3] (net)                      1       2.6528              0.0000     0.2030 f
  GCDdpath0/operands_bits_B[3] (gcdGCDUnitDpath_W16)                        0.0000     0.2030 f
  GCDdpath0/operands_bits_B[3] (net)                    2.6528              0.0000     0.2030 f
  GCDdpath0/U254/IN1 (MUX21X1)                                    0.0120    0.0000 *   0.2030 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0402    0.0635     0.2666 f
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.2666 f
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0402    0.0000 *   0.2666 f
  data arrival time                                                                    0.2666

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0590     0.8410
  data required time                                                                   0.8410
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8410
  data arrival time                                                                   -0.2666
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5744


  Startpoint: operands_bits_B[14]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[14] (in)                                        0.0145    0.0042     0.2042 f
  operands_bits_B[14] (net)                     1       3.6969              0.0000     0.2042 f
  GCDdpath0/operands_bits_B[14] (gcdGCDUnitDpath_W16)                       0.0000     0.2042 f
  GCDdpath0/operands_bits_B[14] (net)                   3.6969              0.0000     0.2042 f
  GCDdpath0/U294/IN1 (MUX21X1)                                    0.0145    0.0000 *   0.2042 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0387    0.0625     0.2667 f
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.2667 f
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0387    0.0000 *   0.2667 f
  data arrival time                                                                    0.2667

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0587     0.8413
  data required time                                                                   0.8413
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8413
  data arrival time                                                                   -0.2667
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5746


  Startpoint: operands_bits_B[5]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[5] (in)                                         0.0132    0.0036     0.2036 f
  operands_bits_B[5] (net)                      1       3.1656              0.0000     0.2036 f
  GCDdpath0/operands_bits_B[5] (gcdGCDUnitDpath_W16)                        0.0000     0.2036 f
  GCDdpath0/operands_bits_B[5] (net)                    3.1656              0.0000     0.2036 f
  GCDdpath0/U259/IN1 (MUX21X1)                                    0.0132    0.0000 *   0.2036 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0380    0.0619     0.2655 f
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.2655 f
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0380    0.0000 *   0.2655 f
  data arrival time                                                                    0.2655

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0585     0.8415
  data required time                                                                   0.8415
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8415
  data arrival time                                                                   -0.2655
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5760


  Startpoint: operands_bits_B[11]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[11] (in)                                        0.0169    0.0053     0.2053 f
  operands_bits_B[11] (net)                     1       4.6644              0.0000     0.2053 f
  GCDdpath0/operands_bits_B[11] (gcdGCDUnitDpath_W16)                       0.0000     0.2053 f
  GCDdpath0/operands_bits_B[11] (net)                   4.6644              0.0000     0.2053 f
  GCDdpath0/U281/IN1 (MUX21X1)                                    0.0169    0.0001 *   0.2053 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0355    0.0604     0.2658 f
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.2658 f
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0355    0.0000 *   0.2658 f
  data arrival time                                                                    0.2658

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0579     0.8421
  data required time                                                                   0.8421
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8421
  data arrival time                                                                   -0.2658
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5763


  Startpoint: operands_bits_B[9]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[9] (in)                                         0.0145    0.0042     0.2042 f
  operands_bits_B[9] (net)                      1       3.7096              0.0000     0.2042 f
  GCDdpath0/operands_bits_B[9] (gcdGCDUnitDpath_W16)                        0.0000     0.2042 f
  GCDdpath0/operands_bits_B[9] (net)                    3.7096              0.0000     0.2042 f
  GCDdpath0/U273/IN1 (MUX21X1)                                    0.0145    0.0000 *   0.2042 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0366    0.0609     0.2652 f
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.2652 f
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0366    0.0000 *   0.2652 f
  data arrival time                                                                    0.2652

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0581     0.8419
  data required time                                                                   0.8419
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8419
  data arrival time                                                                   -0.2652
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5767


  Startpoint: operands_bits_B[8]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[8] (in)                                         0.0117    0.0029     0.2029 f
  operands_bits_B[8] (net)                      1       2.5592              0.0000     0.2029 f
  GCDdpath0/operands_bits_B[8] (gcdGCDUnitDpath_W16)                        0.0000     0.2029 f
  GCDdpath0/operands_bits_B[8] (net)                    2.5592              0.0000     0.2029 f
  GCDdpath0/U270/IN1 (MUX21X1)                                    0.0117    0.0000 *   0.2029 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0379    0.0615     0.2644 f
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.2644 f
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0379    0.0000 *   0.2645 f
  data arrival time                                                                    0.2645

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0585     0.8415
  data required time                                                                   0.8415
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8415
  data arrival time                                                                   -0.2645
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5771


  Startpoint: operands_bits_B[10]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[10] (in)                                        0.0160    0.0049     0.2049 f
  operands_bits_B[10] (net)                     1       4.2895              0.0000     0.2049 f
  GCDdpath0/operands_bits_B[10] (gcdGCDUnitDpath_W16)                       0.0000     0.2049 f
  GCDdpath0/operands_bits_B[10] (net)                   4.2895              0.0000     0.2049 f
  GCDdpath0/U277/IN1 (MUX21X1)                                    0.0160    0.0001 *   0.2049 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0353    0.0602     0.2651 f
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.2651 f
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0353    0.0000 *   0.2651 f
  data arrival time                                                                    0.2651

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0578     0.8422
  data required time                                                                   0.8422
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8422
  data arrival time                                                                   -0.2651
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5771


  Startpoint: operands_bits_B[13]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[13] (in)                                        0.0161    0.0049     0.2049 f
  operands_bits_B[13] (net)                     1       4.3352              0.0000     0.2049 f
  GCDdpath0/operands_bits_B[13] (gcdGCDUnitDpath_W16)                       0.0000     0.2049 f
  GCDdpath0/operands_bits_B[13] (net)                   4.3352              0.0000     0.2049 f
  GCDdpath0/U290/IN1 (MUX21X1)                                    0.0161    0.0001 *   0.2050 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0348    0.0598     0.2648 f
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.2648 f
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0348    0.0000 *   0.2648 f
  data arrival time                                                                    0.2648

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0577     0.8423
  data required time                                                                   0.8423
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8423
  data arrival time                                                                   -0.2648
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5775


  Startpoint: operands_bits_B[4]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[4] (in)                                         0.0129    0.0034     0.2034 f
  operands_bits_B[4] (net)                      1       3.0435              0.0000     0.2034 f
  GCDdpath0/operands_bits_B[4] (gcdGCDUnitDpath_W16)                        0.0000     0.2034 f
  GCDdpath0/operands_bits_B[4] (net)                    3.0435              0.0000     0.2034 f
  GCDdpath0/U257/IN1 (MUX21X1)                                    0.0129    0.0000 *   0.2035 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0368    0.0607     0.2642 f
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.2642 f
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0368    0.0000 *   0.2642 f
  data arrival time                                                                    0.2642

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0582     0.8418
  data required time                                                                   0.8418
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8418
  data arrival time                                                                   -0.2642
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5776


  Startpoint: operands_bits_B[0]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[0] (in)                                         0.0116    0.0028     0.2028 f
  operands_bits_B[0] (net)                      1       2.5007              0.0000     0.2028 f
  GCDdpath0/operands_bits_B[0] (gcdGCDUnitDpath_W16)                        0.0000     0.2028 f
  GCDdpath0/operands_bits_B[0] (net)                    2.5007              0.0000     0.2028 f
  GCDdpath0/U245/IN1 (MUX21X1)                                    0.0116    0.0000 *   0.2028 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0373    0.0608     0.2637 f
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.2637 f
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0373    0.0000 *   0.2637 f
  data arrival time                                                                    0.2637

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0583     0.8417
  data required time                                                                   0.8417
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8417
  data arrival time                                                                   -0.2637
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5780


  Startpoint: operands_bits_B[7]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[7] (in)                                         0.0136    0.0038     0.2038 f
  operands_bits_B[7] (net)                      1       3.3167              0.0000     0.2038 f
  GCDdpath0/operands_bits_B[7] (gcdGCDUnitDpath_W16)                        0.0000     0.2038 f
  GCDdpath0/operands_bits_B[7] (net)                    3.3167              0.0000     0.2038 f
  GCDdpath0/U265/IN1 (MUX21X1)                                    0.0136    0.0000 *   0.2038 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0357    0.0598     0.2636 f
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.2636 f
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.2636 f
  data arrival time                                                                    0.2636

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0580     0.8420
  data required time                                                                   0.8420
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8420
  data arrival time                                                                   -0.2636
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5784


  Startpoint: operands_bits_B[2]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[2] (in)                                         0.0147    0.0043     0.2043 f
  operands_bits_B[2] (net)                      1       3.7922              0.0000     0.2043 f
  GCDdpath0/operands_bits_B[2] (gcdGCDUnitDpath_W16)                        0.0000     0.2043 f
  GCDdpath0/operands_bits_B[2] (net)                    3.7922              0.0000     0.2043 f
  GCDdpath0/U251/IN1 (MUX21X1)                                    0.0147    0.0000 *   0.2043 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0355    0.0591     0.2635 f
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.2635 f
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0355    0.0000 *   0.2635 f
  data arrival time                                                                    0.2635

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0579     0.8421
  data required time                                                                   0.8421
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8421
  data arrival time                                                                   -0.2635
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5786


  Startpoint: operands_bits_B[15]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[15] (in)                                        0.0133    0.0036     0.2036 f
  operands_bits_B[15] (net)                     1       3.1978              0.0000     0.2036 f
  GCDdpath0/operands_bits_B[15] (gcdGCDUnitDpath_W16)                       0.0000     0.2036 f
  GCDdpath0/operands_bits_B[15] (net)                   3.1978              0.0000     0.2036 f
  GCDdpath0/U300/IN1 (MUX21X1)                                    0.0133    0.0000 *   0.2036 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0349    0.0592     0.2628 f
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.2628 f
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0349    0.0000 *   0.2628 f
  data arrival time                                                                    0.2628

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0578     0.8422
  data required time                                                                   0.8422
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8422
  data arrival time                                                                   -0.2628
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5794


  Startpoint: operands_bits_B[6]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[6] (in)                                         0.0117    0.0029     0.2029 f
  operands_bits_B[6] (net)                      1       2.5432              0.0000     0.2029 f
  GCDdpath0/operands_bits_B[6] (gcdGCDUnitDpath_W16)                        0.0000     0.2029 f
  GCDdpath0/operands_bits_B[6] (net)                    2.5432              0.0000     0.2029 f
  GCDdpath0/U262/IN1 (MUX21X1)                                    0.0117    0.0000 *   0.2029 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0353    0.0594     0.2623 f
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.2623 f
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0353    0.0000 *   0.2623 f
  data arrival time                                                                    0.2623

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0578     0.8422
  data required time                                                                   0.8422
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8422
  data arrival time                                                                   -0.2623
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5798


  Startpoint: operands_bits_B[1]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  operands_bits_B[1] (in)                                         0.0117    0.0029     0.2029 f
  operands_bits_B[1] (net)                      1       2.5598              0.0000     0.2029 f
  GCDdpath0/operands_bits_B[1] (gcdGCDUnitDpath_W16)                        0.0000     0.2029 f
  GCDdpath0/operands_bits_B[1] (net)                    2.5598              0.0000     0.2029 f
  GCDdpath0/U248/IN1 (MUX21X1)                                    0.0117    0.0000 *   0.2029 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0350    0.0591     0.2620 f
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.2620 f
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0350    0.0000 *   0.2620 f
  data arrival time                                                                    0.2620

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0578     0.8422
  data required time                                                                   0.8422
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8422
  data arrival time                                                                   -0.2620
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5802


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0309    0.0121     0.2121 f
  reset (net)                    3      10.1873              0.0000     0.2121 f
  GCDctrl0/reset (gcdGCDUnitCtrl)                            0.0000     0.2121 f
  GCDctrl0/reset (net)                  10.1873              0.0000     0.2121 f
  GCDctrl0/U17/IN2 (NOR2X0)                        0.0309    0.0000 *   0.2121 f
  GCDctrl0/U17/QN (NOR2X0)                         0.0520    0.0317     0.2438 r
  GCDctrl0/n14 (net)             1       2.4787              0.0000     0.2438 r
  GCDctrl0/state_reg_0_/D (DFFX1)                  0.0520    0.0000 *   0.2438 r
  data arrival time                                                     0.2438

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                          0.0000     0.9000 r
  library setup time                                        -0.0676     0.8324
  data required time                                                    0.8324
  -------------------------------------------------------------------------------
  data required time                                                    0.8324
  data arrival time                                                    -0.2438
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5887


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0368    0.0116     0.2116 r
  reset (net)                    3      10.1873              0.0000     0.2116 r
  GCDctrl0/reset (gcdGCDUnitCtrl)                            0.0000     0.2116 r
  GCDctrl0/reset (net)                  10.1873              0.0000     0.2116 r
  GCDctrl0/U17/IN2 (NOR2X0)                        0.0368    0.0000 *   0.2117 r
  GCDctrl0/U17/QN (NOR2X0)                         0.0450    0.0360     0.2477 f
  GCDctrl0/n14 (net)             1       2.4787              0.0000     0.2477 f
  GCDctrl0/state_reg_0_/D (DFFX1)                  0.0450    0.0000 *   0.2477 f
  data arrival time                                                     0.2477

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                          0.0000     0.9000 r
  library setup time                                        -0.0412     0.8588
  data required time                                                    0.8588
  -------------------------------------------------------------------------------
  data required time                                                    0.8588
  data arrival time                                                    -0.2477
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.6111


  Startpoint: GCDctrl0/state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_val (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_0_/Q (DFFX1)                                 0.0394    0.1774     0.1774 f
  GCDctrl0/state[0] (net)                       3       6.7892              0.0000     0.1774 f
  GCDctrl0/U14/IN1 (NAND2X0)                                      0.0394    0.0000 *   0.1775 f
  GCDctrl0/U14/QN (NAND2X0)                                       0.0501    0.0304     0.2079 r
  GCDctrl0/n8 (net)                             1       1.9468              0.0000     0.2079 r
  GCDctrl0/U13/INP (INVX0)                                        0.0501    0.0000 *   0.2079 r
  GCDctrl0/U13/ZN (INVX0)                                         0.0387    0.0298     0.2376 f
  GCDctrl0/result_val (net)                     2       3.8223              0.0000     0.2376 f
  GCDctrl0/result_val (gcdGCDUnitCtrl)                                      0.0000     0.2376 f
  result_val (net)                                      3.8223              0.0000     0.2376 f
  result_val (out)                                                0.0387    0.0000 *   0.2376 f
  data arrival time                                                                    0.2376

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4624


  Startpoint: GCDctrl0/state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_val (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_1_/Q (DFFX1)                                 0.0337    0.1729     0.1729 f
  GCDctrl0/state[1] (net)                       2       4.3553              0.0000     0.1729 f
  GCDctrl0/U14/IN2 (NAND2X0)                                      0.0337    0.0000 *   0.1729 f
  GCDctrl0/U14/QN (NAND2X0)                                       0.0501    0.0326     0.2055 r
  GCDctrl0/n8 (net)                             1       1.9468              0.0000     0.2055 r
  GCDctrl0/U13/INP (INVX0)                                        0.0501    0.0000 *   0.2055 r
  GCDctrl0/U13/ZN (INVX0)                                         0.0387    0.0298     0.2352 f
  GCDctrl0/result_val (net)                     2       3.8223              0.0000     0.2352 f
  GCDctrl0/result_val (gcdGCDUnitCtrl)                                      0.0000     0.2352 f
  result_val (net)                                      3.8223              0.0000     0.2352 f
  result_val (out)                                                0.0387    0.0000 *   0.2353 f
  data arrival time                                                                    0.2353

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2353
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4647


  Startpoint: GCDctrl0/state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_val (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_0_/Q (DFFX1)                                 0.0444    0.1625     0.1625 r
  GCDctrl0/state[0] (net)                       3       6.7892              0.0000     0.1625 r
  GCDctrl0/U14/IN1 (NAND2X0)                                      0.0444    0.0000 *   0.1625 r
  GCDctrl0/U14/QN (NAND2X0)                                       0.0472    0.0335     0.1960 f
  GCDctrl0/n8 (net)                             1       1.9468              0.0000     0.1960 f
  GCDctrl0/U13/INP (INVX0)                                        0.0472    0.0000 *   0.1960 f
  GCDctrl0/U13/ZN (INVX0)                                         0.0449    0.0285     0.2245 r
  GCDctrl0/result_val (net)                     2       3.8223              0.0000     0.2245 r
  GCDctrl0/result_val (gcdGCDUnitCtrl)                                      0.0000     0.2245 r
  result_val (net)                                      3.8223              0.0000     0.2245 r
  result_val (out)                                                0.0449    0.0000 *   0.2245 r
  data arrival time                                                                    0.2245

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2245
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4755


  Startpoint: GCDctrl0/state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_val (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_1_/Q (DFFX1)                                 0.0382    0.1581     0.1581 r
  GCDctrl0/state[1] (net)                       2       4.3553              0.0000     0.1581 r
  GCDctrl0/U14/IN2 (NAND2X0)                                      0.0382    0.0000 *   0.1581 r
  GCDctrl0/U14/QN (NAND2X0)                                       0.0472    0.0322     0.1903 f
  GCDctrl0/n8 (net)                             1       1.9468              0.0000     0.1903 f
  GCDctrl0/U13/INP (INVX0)                                        0.0472    0.0000 *   0.1903 f
  GCDctrl0/U13/ZN (INVX0)                                         0.0449    0.0285     0.2188 r
  GCDctrl0/result_val (net)                     2       3.8223              0.0000     0.2188 r
  GCDctrl0/result_val (gcdGCDUnitCtrl)                                      0.0000     0.2188 r
  result_val (net)                                      3.8223              0.0000     0.2188 r
  result_val (out)                                                0.0449    0.0000 *   0.2188 r
  data arrival time                                                                    0.2188

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2188
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4812


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/result_bits_data[2] (gcdGCDUnitDpath_W16)                       0.0000     0.2144 f
  result_bits_data[2] (net)                            17.7310              0.0000     0.2144 f
  result_bits_data[2] (out)                                       0.0737    0.0001 *   0.2145 f
  data arrival time                                                                    0.2145

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2145
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4855


  Startpoint: GCDctrl0/state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_0_/Q (DFFX1)                                 0.0394    0.1774     0.1774 f
  GCDctrl0/state[0] (net)                       3       6.7892              0.0000     0.1774 f
  GCDctrl0/U21/IN2 (NOR2X0)                                       0.0394    0.0000 *   0.1775 f
  GCDctrl0/U21/QN (NOR2X0)                                        0.0589    0.0318     0.2092 r
  GCDctrl0/operands_rdy (net)                   2       2.3183              0.0000     0.2092 r
  GCDctrl0/operands_rdy (gcdGCDUnitCtrl)                                    0.0000     0.2092 r
  operands_rdy (net)                                    2.3183              0.0000     0.2092 r
  operands_rdy (out)                                              0.0589    0.0000 *   0.2092 r
  data arrival time                                                                    0.2092

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2092
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4908


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/result_bits_data[14] (gcdGCDUnitDpath_W16)                      0.0000     0.2072 f
  result_bits_data[14] (net)                           13.4264              0.0000     0.2072 f
  result_bits_data[14] (out)                                      0.0627    0.0000 *   0.2072 f
  data arrival time                                                                    0.2072

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2072
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4928


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/result_bits_data[12] (gcdGCDUnitDpath_W16)                      0.0000     0.2037 f
  result_bits_data[12] (net)                           11.4571              0.0000     0.2037 f
  result_bits_data[12] (out)                                      0.0576    0.0000 *   0.2037 f
  data arrival time                                                                    0.2037

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2037
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4963


  Startpoint: GCDdpath0/A_reg_reg_7_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_7_/Q (DFFARX1)                              0.0567    0.2031     0.2031 f
  GCDdpath0/result_bits_data[7] (net)           3      11.0869              0.0000     0.2031 f
  GCDdpath0/result_bits_data[7] (gcdGCDUnitDpath_W16)                       0.0000     0.2031 f
  result_bits_data[7] (net)                            11.0869              0.0000     0.2031 f
  result_bits_data[7] (out)                                       0.0567    0.0001 *   0.2031 f
  data arrival time                                                                    0.2031

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2031
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4969


  Startpoint: GCDdpath0/A_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_4_/Q (DFFARX1)                              0.0541    0.2013     0.2013 f
  GCDdpath0/result_bits_data[4] (net)           3      10.0811              0.0000     0.2013 f
  GCDdpath0/result_bits_data[4] (gcdGCDUnitDpath_W16)                       0.0000     0.2013 f
  result_bits_data[4] (net)                            10.0811              0.0000     0.2013 f
  result_bits_data[4] (out)                                       0.0541    0.0001 *   0.2014 f
  data arrival time                                                                    0.2014

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2014
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4986


  Startpoint: GCDdpath0/A_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_0_/Q (DFFARX1)                              0.0532    0.2007     0.2007 f
  GCDdpath0/result_bits_data[0] (net)           3       9.7260              0.0000     0.2007 f
  GCDdpath0/result_bits_data[0] (gcdGCDUnitDpath_W16)                       0.0000     0.2007 f
  result_bits_data[0] (net)                             9.7260              0.0000     0.2007 f
  result_bits_data[0] (out)                                       0.0532    0.0001 *   0.2007 f
  data arrival time                                                                    0.2007

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.2007
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.4993


  Startpoint: GCDctrl0/state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_0_/Q (DFFX1)                                 0.0444    0.1625     0.1625 r
  GCDctrl0/state[0] (net)                       3       6.7892              0.0000     0.1625 r
  GCDctrl0/U21/IN2 (NOR2X0)                                       0.0444    0.0000 *   0.1625 r
  GCDctrl0/U21/QN (NOR2X0)                                        0.0462    0.0373     0.1998 f
  GCDctrl0/operands_rdy (net)                   2       2.3183              0.0000     0.1998 f
  GCDctrl0/operands_rdy (gcdGCDUnitCtrl)                                    0.0000     0.1998 f
  operands_rdy (net)                                    2.3183              0.0000     0.1998 f
  operands_rdy (out)                                              0.0462    0.0000 *   0.1998 f
  data arrival time                                                                    0.1998

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1998
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5002


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/result_bits_data[11] (gcdGCDUnitDpath_W16)                      0.0000     0.1994 f
  result_bits_data[11] (net)                            9.0166              0.0000     0.1994 f
  result_bits_data[11] (out)                                      0.0514    0.0000 *   0.1995 f
  data arrival time                                                                    0.1995

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1995
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5005


  Startpoint: GCDdpath0/A_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_15_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/result_bits_data[15] (net)          3       8.9455              0.0000     0.1993 f
  GCDdpath0/result_bits_data[15] (gcdGCDUnitDpath_W16)                      0.0000     0.1993 f
  result_bits_data[15] (net)                            8.9455              0.0000     0.1993 f
  result_bits_data[15] (out)                                      0.0512    0.0000 *   0.1993 f
  data arrival time                                                                    0.1993

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1993
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5007


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/result_bits_data[3] (gcdGCDUnitDpath_W16)                       0.0000     0.1991 f
  result_bits_data[3] (net)                             8.8547              0.0000     0.1991 f
  result_bits_data[3] (out)                                       0.0509    0.0001 *   0.1992 f
  data arrival time                                                                    0.1992

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1992
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5008


  Startpoint: GCDdpath0/A_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_9_/Q (DFFARX1)                              0.0489    0.1978     0.1978 f
  GCDdpath0/result_bits_data[9] (net)           2       8.0735              0.0000     0.1978 f
  GCDdpath0/result_bits_data[9] (gcdGCDUnitDpath_W16)                       0.0000     0.1978 f
  result_bits_data[9] (net)                             8.0735              0.0000     0.1978 f
  result_bits_data[9] (out)                                       0.0489    0.0001 *   0.1978 f
  data arrival time                                                                    0.1978

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5022


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0485    0.1975     0.1975 f
  GCDdpath0/result_bits_data[8] (net)           3       7.9133              0.0000     0.1975 f
  GCDdpath0/result_bits_data[8] (gcdGCDUnitDpath_W16)                       0.0000     0.1975 f
  result_bits_data[8] (net)                             7.9133              0.0000     0.1975 f
  result_bits_data[8] (out)                                       0.0485    0.0000 *   0.1975 f
  data arrival time                                                                    0.1975

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1975
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5025


  Startpoint: GCDdpath0/A_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_5_/Q (DFFARX1)                              0.0465    0.1960     0.1960 f
  GCDdpath0/result_bits_data[5] (net)           3       7.1230              0.0000     0.1960 f
  GCDdpath0/result_bits_data[5] (gcdGCDUnitDpath_W16)                       0.0000     0.1960 f
  result_bits_data[5] (net)                             7.1230              0.0000     0.1960 f
  result_bits_data[5] (out)                                       0.0465    0.0000 *   0.1960 f
  data arrival time                                                                    0.1960

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1960
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5040


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0817    0.1958     0.1958 r
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.1958 r
  GCDdpath0/result_bits_data[2] (gcdGCDUnitDpath_W16)                       0.0000     0.1958 r
  result_bits_data[2] (net)                            17.7310              0.0000     0.1958 r
  result_bits_data[2] (out)                                       0.0817    0.0001 *   0.1960 r
  data arrival time                                                                    0.1960

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1960
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5040


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0462    0.1957     0.1957 f
  GCDdpath0/result_bits_data[10] (net)          2       7.0026              0.0000     0.1957 f
  GCDdpath0/result_bits_data[10] (gcdGCDUnitDpath_W16)                      0.0000     0.1957 f
  result_bits_data[10] (net)                            7.0026              0.0000     0.1957 f
  result_bits_data[10] (out)                                      0.0462    0.0001 *   0.1958 f
  data arrival time                                                                    0.1958

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5042


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/result_bits_data[1] (gcdGCDUnitDpath_W16)                       0.0000     0.1952 f
  result_bits_data[1] (net)                             6.7352              0.0000     0.1952 f
  result_bits_data[1] (out)                                       0.0455    0.0000 *   0.1952 f
  data arrival time                                                                    0.1952

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1952
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5048


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0436    0.1937     0.1937 f
  GCDdpath0/result_bits_data[13] (net)          2       6.0211              0.0000     0.1937 f
  GCDdpath0/result_bits_data[13] (gcdGCDUnitDpath_W16)                      0.0000     0.1937 f
  result_bits_data[13] (net)                            6.0211              0.0000     0.1937 f
  result_bits_data[13] (out)                                      0.0436    0.0000 *   0.1937 f
  data arrival time                                                                    0.1937

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1937
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5063


  Startpoint: GCDdpath0/A_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_6_/Q (DFFARX1)                              0.0409    0.1915     0.1915 f
  GCDdpath0/result_bits_data[6] (net)           2       4.9603              0.0000     0.1915 f
  GCDdpath0/result_bits_data[6] (gcdGCDUnitDpath_W16)                       0.0000     0.1915 f
  result_bits_data[6] (net)                             4.9603              0.0000     0.1915 f
  result_bits_data[6] (out)                                       0.0409    0.0000 *   0.1915 f
  data arrival time                                                                    0.1915

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1915
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5085


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0698    0.1890     0.1890 r
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.1890 r
  GCDdpath0/result_bits_data[14] (gcdGCDUnitDpath_W16)                      0.0000     0.1890 r
  result_bits_data[14] (net)                           13.4264              0.0000     0.1890 r
  result_bits_data[14] (out)                                      0.0698    0.0000 *   0.1890 r
  data arrival time                                                                    0.1890

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1890
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5110


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0641    0.1856     0.1856 r
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.1856 r
  GCDdpath0/result_bits_data[12] (gcdGCDUnitDpath_W16)                      0.0000     0.1856 r
  result_bits_data[12] (net)                           11.4571              0.0000     0.1856 r
  result_bits_data[12] (out)                                      0.0641    0.0000 *   0.1856 r
  data arrival time                                                                    0.1856

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5144


  Startpoint: GCDdpath0/A_reg_reg_7_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_7_/Q (DFFARX1)                              0.0631    0.1850     0.1850 r
  GCDdpath0/result_bits_data[7] (net)           3      11.0869              0.0000     0.1850 r
  GCDdpath0/result_bits_data[7] (gcdGCDUnitDpath_W16)                       0.0000     0.1850 r
  result_bits_data[7] (net)                            11.0869              0.0000     0.1850 r
  result_bits_data[7] (out)                                       0.0631    0.0001 *   0.1850 r
  data arrival time                                                                    0.1850

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1850
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5150


  Startpoint: GCDdpath0/A_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_4_/Q (DFFARX1)                              0.0602    0.1832     0.1832 r
  GCDdpath0/result_bits_data[4] (net)           3      10.0811              0.0000     0.1832 r
  GCDdpath0/result_bits_data[4] (gcdGCDUnitDpath_W16)                       0.0000     0.1832 r
  result_bits_data[4] (net)                            10.0811              0.0000     0.1832 r
  result_bits_data[4] (out)                                       0.0602    0.0001 *   0.1833 r
  data arrival time                                                                    0.1833

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1833
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5167


  Startpoint: GCDdpath0/A_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_0_/Q (DFFARX1)                              0.0592    0.1826     0.1826 r
  GCDdpath0/result_bits_data[0] (net)           3       9.7260              0.0000     0.1826 r
  GCDdpath0/result_bits_data[0] (gcdGCDUnitDpath_W16)                       0.0000     0.1826 r
  result_bits_data[0] (net)                             9.7260              0.0000     0.1826 r
  result_bits_data[0] (out)                                       0.0592    0.0001 *   0.1827 r
  data arrival time                                                                    0.1827

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1827
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5173


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0572    0.1814     0.1814 r
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1814 r
  GCDdpath0/result_bits_data[11] (gcdGCDUnitDpath_W16)                      0.0000     0.1814 r
  result_bits_data[11] (net)                            9.0166              0.0000     0.1814 r
  result_bits_data[11] (out)                                      0.0572    0.0000 *   0.1814 r
  data arrival time                                                                    0.1814

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1814
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5186


  Startpoint: GCDdpath0/A_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_15_/Q (DFFARX1)                             0.0570    0.1813     0.1813 r
  GCDdpath0/result_bits_data[15] (net)          3       8.9455              0.0000     0.1813 r
  GCDdpath0/result_bits_data[15] (gcdGCDUnitDpath_W16)                      0.0000     0.1813 r
  result_bits_data[15] (net)                            8.9455              0.0000     0.1813 r
  result_bits_data[15] (out)                                      0.0570    0.0000 *   0.1813 r
  data arrival time                                                                    0.1813

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1813
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5187


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0567    0.1811     0.1811 r
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1811 r
  GCDdpath0/result_bits_data[3] (gcdGCDUnitDpath_W16)                       0.0000     0.1811 r
  result_bits_data[3] (net)                             8.8547              0.0000     0.1811 r
  result_bits_data[3] (out)                                       0.0567    0.0001 *   0.1812 r
  data arrival time                                                                    0.1812

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1812
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5188


  Startpoint: GCDdpath0/A_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_9_/Q (DFFARX1)                              0.0545    0.1798     0.1798 r
  GCDdpath0/result_bits_data[9] (net)           2       8.0735              0.0000     0.1798 r
  GCDdpath0/result_bits_data[9] (gcdGCDUnitDpath_W16)                       0.0000     0.1798 r
  result_bits_data[9] (net)                             8.0735              0.0000     0.1798 r
  result_bits_data[9] (out)                                       0.0545    0.0001 *   0.1799 r
  data arrival time                                                                    0.1799

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5201


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0540    0.1795     0.1795 r
  GCDdpath0/result_bits_data[8] (net)           3       7.9133              0.0000     0.1795 r
  GCDdpath0/result_bits_data[8] (gcdGCDUnitDpath_W16)                       0.0000     0.1795 r
  result_bits_data[8] (net)                             7.9133              0.0000     0.1795 r
  result_bits_data[8] (out)                                       0.0540    0.0000 *   0.1796 r
  data arrival time                                                                    0.1796

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1796
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5204


  Startpoint: GCDdpath0/A_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_5_/Q (DFFARX1)                              0.0517    0.1780     0.1780 r
  GCDdpath0/result_bits_data[5] (net)           3       7.1230              0.0000     0.1780 r
  GCDdpath0/result_bits_data[5] (gcdGCDUnitDpath_W16)                       0.0000     0.1780 r
  result_bits_data[5] (net)                             7.1230              0.0000     0.1780 r
  result_bits_data[5] (out)                                       0.0517    0.0000 *   0.1781 r
  data arrival time                                                                    0.1781

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1781
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5220


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0514    0.1778     0.1778 r
  GCDdpath0/result_bits_data[10] (net)          2       7.0026              0.0000     0.1778 r
  GCDdpath0/result_bits_data[10] (gcdGCDUnitDpath_W16)                      0.0000     0.1778 r
  result_bits_data[10] (net)                            7.0026              0.0000     0.1778 r
  result_bits_data[10] (out)                                      0.0514    0.0001 *   0.1779 r
  data arrival time                                                                    0.1779

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1779
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5221


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0506    0.1772     0.1772 r
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1772 r
  GCDdpath0/result_bits_data[1] (gcdGCDUnitDpath_W16)                       0.0000     0.1772 r
  result_bits_data[1] (net)                             6.7352              0.0000     0.1772 r
  result_bits_data[1] (out)                                       0.0506    0.0000 *   0.1773 r
  data arrival time                                                                    0.1773

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1773
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5227


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0485    0.1758     0.1758 r
  GCDdpath0/result_bits_data[13] (net)          2       6.0211              0.0000     0.1758 r
  GCDdpath0/result_bits_data[13] (gcdGCDUnitDpath_W16)                      0.0000     0.1758 r
  result_bits_data[13] (net)                            6.0211              0.0000     0.1758 r
  result_bits_data[13] (out)                                      0.0485    0.0000 *   0.1758 r
  data arrival time                                                                    0.1758

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1758
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5242


  Startpoint: GCDctrl0/state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_1_/QN (DFFX1)                                0.0674    0.1403     0.1403 r
  GCDctrl0/n17 (net)                            4      10.2491              0.0000     0.1403 r
  GCDctrl0/U21/IN1 (NOR2X0)                                       0.0674    0.0000 *   0.1403 r
  GCDctrl0/U21/QN (NOR2X0)                                        0.0462    0.0352     0.1755 f
  GCDctrl0/operands_rdy (net)                   2       2.3183              0.0000     0.1755 f
  GCDctrl0/operands_rdy (gcdGCDUnitCtrl)                                    0.0000     0.1755 f
  operands_rdy (net)                                    2.3183              0.0000     0.1755 f
  operands_rdy (out)                                              0.0462    0.0000 *   0.1755 f
  data arrival time                                                                    0.1755

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1755
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5245


  Startpoint: GCDdpath0/A_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_6_/Q (DFFARX1)                              0.0454    0.1736     0.1736 r
  GCDdpath0/result_bits_data[6] (net)           2       4.9603              0.0000     0.1736 r
  GCDdpath0/result_bits_data[6] (gcdGCDUnitDpath_W16)                       0.0000     0.1736 r
  result_bits_data[6] (net)                             4.9603              0.0000     0.1736 r
  result_bits_data[6] (out)                                       0.0454    0.0000 *   0.1736 r
  data arrival time                                                                    0.1736

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1736
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5264


  Startpoint: GCDctrl0/state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                               0.0000    0.0000     0.0000 r
  GCDctrl0/state_reg_1_/QN (DFFX1)                                0.0643    0.1303     0.1303 f
  GCDctrl0/n17 (net)                            4      10.2491              0.0000     0.1303 f
  GCDctrl0/U21/IN1 (NOR2X0)                                       0.0643    0.0000 *   0.1304 f
  GCDctrl0/U21/QN (NOR2X0)                                        0.0589    0.0326     0.1630 r
  GCDctrl0/operands_rdy (net)                   2       2.3183              0.0000     0.1630 r
  GCDctrl0/operands_rdy (gcdGCDUnitCtrl)                                    0.0000     0.1630 r
  operands_rdy (net)                                    2.3183              0.0000     0.1630 r
  operands_rdy (out)                                              0.0589    0.0000 *   0.1630 r
  data arrival time                                                                    0.1630

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  output external delay                                                    -0.2000     0.7000
  data required time                                                                   0.7000
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7000
  data arrival time                                                                   -0.1630
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.5370


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6622 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6975 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6975 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6975 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7296 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7296 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7296 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7759 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7759 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7760 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8064 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8064 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8064 r
  data arrival time                                                                    0.8064

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8064
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0001


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7287 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7667 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7667 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7667 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.8053 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.8053 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.8053 r
  data arrival time                                                                    0.8053

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0005


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6624 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6971 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6971 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6972 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7282 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7282 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7282 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7676 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7676 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7676 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.8025 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.8025 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.8025 r
  data arrival time                                                                    0.8025

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8025
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0010


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6613 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6966 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6966 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6966 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7287 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7287 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7287 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7750 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7750 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7750 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8054 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8054 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8055 r
  data arrival time                                                                    0.8055

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8055
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0010


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6611 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6964 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6964 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6964 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7285 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7285 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7285 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7748 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7748 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7748 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8052 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8052 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8053 r
  data arrival time                                                                    0.8053

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0012


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6625 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6984 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6984 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6984 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7277 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7277 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7277 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7662 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7662 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7662 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.8021 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.8021 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.8021 r
  data arrival time                                                                    0.8021

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0014


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6621 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6956 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6956 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6956 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7259 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7259 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7259 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7649 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7649 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7649 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.8015 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.8015 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.8016 r
  data arrival time                                                                    0.8016

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0016


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7286 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7689 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7689 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7689 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.8056 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.8056 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.8056 r
  data arrival time                                                                    0.8056

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0017


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7288 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7681 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7681 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7681 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.8051 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.8051 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.8051 r
  data arrival time                                                                    0.8051

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6604 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6956 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6956 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6957 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7277 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7277 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7278 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7741 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7741 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7741 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8045 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8045 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8045 r
  data arrival time                                                                    0.8045

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8045
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6615 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6962 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6962 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6962 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7272 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7272 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7272 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7667 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7667 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7667 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.8016 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.8016 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.8016 r
  data arrival time                                                                    0.8016

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6613 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6960 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6960 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6960 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7270 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7270 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7270 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7665 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7665 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7665 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.8014 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.8014 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.8014 r
  data arrival time                                                                    0.8014

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0021


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6623 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6952 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6952 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6952 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7291 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7291 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7291 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7597 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7597 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7597 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7994 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7994 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7994 r
  data arrival time                                                                    0.7994

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7994
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0023


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7287 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7687 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7687 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7687 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.8051 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.8051 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.8051 r
  data arrival time                                                                    0.8051

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0023


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6599 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6952 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6952 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6952 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7273 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7273 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7273 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7736 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7736 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7737 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8041 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8041 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8041 r
  data arrival time                                                                    0.8041

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0024


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6615 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6974 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6974 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6975 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7267 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7267 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7267 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7652 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7652 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7652 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.8011 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.8011 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.8011 r
  data arrival time                                                                    0.8011

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8011
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0024


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6612 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6946 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6946 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6947 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7249 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7249 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7250 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7639 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7639 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7639 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.8006 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.8006 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.8006 r
  data arrival time                                                                    0.8006

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0025


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6613 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6972 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6972 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6973 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7265 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7265 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7265 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7650 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7650 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7651 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.8009 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.8009 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.8009 r
  data arrival time                                                                    0.8009

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8009
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0026


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6622 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6948 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6948 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6948 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7251 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7251 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7251 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7631 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7631 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7631 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.8002 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.8002 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.8002 r
  data arrival time                                                                    0.8002

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0027


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6610 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6945 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6945 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6945 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7248 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7248 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7248 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7637 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7637 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7637 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.8004 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.8004 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.8004 r
  data arrival time                                                                    0.8004

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.8004
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0027


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7287 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7669 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7669 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7669 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.8041 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.8041 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.8041 r
  data arrival time                                                                    0.8041

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0028


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6606 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6953 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6953 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6953 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7263 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7263 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7263 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7658 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7658 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7658 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.8006 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.8006 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.8007 r
  data arrival time                                                                    0.8007

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8007
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0029


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6606 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6965 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6965 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6965 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7258 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7258 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7258 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7643 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7643 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7643 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.8002 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.8002 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.8002 r
  data arrival time                                                                    0.8002

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0033


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6613 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6943 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6943 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6943 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7281 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7281 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7281 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7588 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7588 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7588 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7984 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7984 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7985 r
  data arrival time                                                                    0.7985

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7985
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0033


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6601 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6949 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6949 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6949 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7259 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7259 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7259 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7653 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7653 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7653 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.8002 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.8002 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.8002 r
  data arrival time                                                                    0.8002

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8002
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0033


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6588 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6941 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6941 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6941 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7262 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7262 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7262 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7725 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7725 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7726 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8030 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8030 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8030 r
  data arrival time                                                                    0.8030

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8030
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0035


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6603 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6937 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6937 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6937 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7240 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7240 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7240 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7630 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7630 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7630 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7997 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7997 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7997 r
  data arrival time                                                                    0.7997

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7997
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0035


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6611 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6941 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6941 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6941 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7279 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7279 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7279 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7586 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7586 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7586 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7983 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7983 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7983 r
  data arrival time                                                                    0.7983

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0035


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6619 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6937 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6937 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6937 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7226 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7226 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7226 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7640 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7640 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7640 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.8000 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.8000 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.8000 r
  data arrival time                                                                    0.8000

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0035


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6612 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6938 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6938 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6938 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7241 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7241 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7242 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7621 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7621 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7621 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7993 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7993 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7993 r
  data arrival time                                                                    0.7993

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7993
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0036


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6602 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6961 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6961 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6961 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7254 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7254 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7254 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7639 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7639 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7639 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7998 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7998 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7998 r
  data arrival time                                                                    0.7998

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0037


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6585 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6938 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6938 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6938 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7259 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7259 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7259 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7722 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7722 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7723 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8027 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8027 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8027 r
  data arrival time                                                                    0.8027

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8027
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6610 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6936 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6936 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6936 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7240 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7240 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7240 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7619 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7619 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7619 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7991 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7991 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7991 r
  data arrival time                                                                    0.7991

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7254 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7634 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7634 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7634 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.8020 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.8020 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.8020 r
  data arrival time                                                                    0.8020

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.8020
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6598 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6933 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6933 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6933 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7236 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7236 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7236 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7626 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7626 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7626 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7992 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7992 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7993 r
  data arrival time                                                                    0.7993

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7993
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0039


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6621 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6948 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6948 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6948 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7266 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7266 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7266 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7718 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7718 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7718 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.8026 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.8026 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.8026 r
  data arrival time                                                                    0.8026

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.8026
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0041


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6604 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6934 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6934 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6934 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7272 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7272 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7272 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7579 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7579 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7579 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7975 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7975 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7976 r
  data arrival time                                                                    0.7976

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7976
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0042


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7287 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7669 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7669 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7669 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.8031 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.8031 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.8031 r
  data arrival time                                                                    0.8031

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8031
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0043


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6590 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6938 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6938 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6938 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7248 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7248 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7248 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7642 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7642 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7642 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.7991 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.7991 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.7991 r
  data arrival time                                                                    0.7991

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0044


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6609 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6927 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6927 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6927 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7217 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7217 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7217 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7630 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7630 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7631 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7990 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7990 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7990 r
  data arrival time                                                                    0.7990

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7990
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0044


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6603 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6929 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6929 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6929 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7232 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7232 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7232 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7612 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7612 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7612 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7983 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7983 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7983 r
  data arrival time                                                                    0.7983

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6607 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6925 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6925 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6925 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7215 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7215 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7215 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7628 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7628 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7629 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7988 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7988 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7988 r
  data arrival time                                                                    0.7988

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0046


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6600 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6929 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6929 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6930 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7268 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7268 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7268 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7574 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7574 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7575 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7971 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7971 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7971 r
  data arrival time                                                                    0.7971

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0046


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U139/IN1 (NAND2X1)                                    0.0490    0.0000 *   0.2474 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0264     0.2738 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2738 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2738 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3321 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3321 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3322 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3832 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3832 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3832 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4349 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4349 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4350 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4813 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4813 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4813 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5577 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5577 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5580 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0700    0.0459     0.6039 f
  GCDdpath0/n241 (net)                          1       1.9194              0.0000     0.6039 f
  GCDdpath0/U108/IN1 (NAND2X0)                                    0.0700    0.0000 *   0.6039 f
  GCDdpath0/U108/QN (NAND2X0)                                     0.1004    0.0539     0.6578 r
  GCDdpath0/n243 (net)                          1       6.1073              0.0000     0.6578 r
  GCDdpath0/U289/IN1 (XOR2X1)                                     0.1004    0.0001 *   0.6579 r
  GCDdpath0/U289/Q (XOR2X1)                                       0.0375    0.0740     0.7319 r
  GCDdpath0/n244 (net)                          1       2.1027              0.0000     0.7319 r
  GCDdpath0/U107/IN2 (NAND2X0)                                    0.0375    0.0000 *   0.7319 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0306     0.7625 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7625 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7625 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.8011 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.8011 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.8011 r
  data arrival time                                                                    0.8011

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.8011
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0047


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6587 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6935 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6935 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6935 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7245 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7245 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7245 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7639 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7639 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7639 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.7988 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.7988 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.7988 r
  data arrival time                                                                    0.7988

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0047


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6591 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6950 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6950 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6950 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7243 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7243 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7243 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7628 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7628 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7628 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7987 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7987 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7987 r
  data arrival time                                                                    0.7987

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0048


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7244 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7623 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7623 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7623 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.8009 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.8009 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.8009 r
  data arrival time                                                                    0.8009

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.8009
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0049


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6599 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6925 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6925 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6925 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7228 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7228 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7228 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7608 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7608 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7608 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7979 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7979 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7979 r
  data arrival time                                                                    0.7979

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6587 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6922 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6922 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6922 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7225 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7225 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7225 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7615 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7615 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7615 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7981 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7981 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7982 r
  data arrival time                                                                    0.7982

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7253 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7656 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7656 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7656 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.8023 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.8023 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.8023 r
  data arrival time                                                                    0.8023

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.8023
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6612 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6939 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6939 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6939 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7256 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7256 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7256 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7708 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7708 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7709 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.8016 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.8016 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.8017 r
  data arrival time                                                                    0.8017

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.8017
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6572 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6925 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6925 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6925 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7246 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7246 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7246 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7709 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7709 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7709 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8013 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8013 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8014 r
  data arrival time                                                                    0.8014

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6588 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6947 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6947 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6947 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7240 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7240 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7240 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7625 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7625 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7625 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7984 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7984 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7984 r
  data arrival time                                                                    0.7984

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U139/IN1 (NAND2X1)                                    0.0490    0.0000 *   0.2474 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0264     0.2738 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2738 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2738 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3321 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3321 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3322 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3832 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3832 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3832 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4349 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4349 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4350 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4813 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4813 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4813 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5577 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5577 r
  GCDdpath0/U113/IN1 (NAND2X0)                                    0.1359    0.0002 *   0.5579 r
  GCDdpath0/U113/QN (NAND2X0)                                     0.0779    0.0519     0.6098 f
  GCDdpath0/n253 (net)                          1       2.8918              0.0000     0.6098 f
  GCDdpath0/U112/IN2 (NAND2X0)                                    0.0779    0.0000 *   0.6098 f
  GCDdpath0/U112/QN (NAND2X0)                                     0.0852    0.0545     0.6643 r
  GCDdpath0/n256 (net)                          1       4.9436              0.0000     0.6643 r
  GCDdpath0/U293/IN1 (XOR2X1)                                     0.0852    0.0000 *   0.6643 r
  GCDdpath0/U293/Q (XOR2X1)                                       0.0365    0.0711     0.7354 r
  GCDdpath0/n257 (net)                          1       2.1288              0.0000     0.7354 r
  GCDdpath0/U111/IN2 (NAND2X0)                                    0.0365    0.0000 *   0.7354 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0307     0.7661 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7661 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7661 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.8023 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.8023 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.8023 r
  data arrival time                                                                    0.8023

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8023
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6571 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6924 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6924 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6924 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7245 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7245 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7245 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7708 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7708 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7708 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8012 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8012 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8013 r
  data arrival time                                                                    0.8013

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8013
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6482 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7255 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7648 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7648 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7648 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.8018 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.8018 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.8018 r
  data arrival time                                                                    0.8018

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6610 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6937 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6937 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6937 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7254 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7254 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7254 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7707 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7707 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7707 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.8014 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.8014 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.8015 r
  data arrival time                                                                    0.8015

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.8015
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6584 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6919 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6919 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6919 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7222 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7222 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7222 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7612 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7612 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7612 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7978 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7978 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7979 r
  data arrival time                                                                    0.7979

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6600 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6918 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6918 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6918 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7207 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7207 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7207 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7621 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7621 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7621 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7981 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7981 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7981 r
  data arrival time                                                                    0.7981

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7981
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0054


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U182/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6569 r
  GCDdpath0/U182/QN (NOR2X0)                                      0.0460    0.0353     0.6922 f
  GCDdpath0/n128 (net)                          1       3.2823              0.0000     0.6922 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0460    0.0000 *   0.6922 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0737    0.0321     0.7243 r
  GCDdpath0/n131 (net)                          1       2.8340              0.0000     0.7243 r
  GCDdpath0/U67/IN1 (NAND2X0)                                     0.0737    0.0000 *   0.7243 r
  GCDdpath0/U67/QN (NAND2X0)                                      0.0664    0.0463     0.7706 f
  GCDdpath0/n144 (net)                          1       3.5052              0.0000     0.7706 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0664    0.0000 *   0.7706 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0567    0.0304     0.8010 r
  GCDdpath0/A_next[6] (net)                     1       3.6641              0.0000     0.8010 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0567    0.0000 *   0.8011 r
  data arrival time                                                                    0.8011

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0935     0.8065
  data required time                                                                   0.8065
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8065
  data arrival time                                                                   -0.8011
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0054


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7254 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7654 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7654 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7654 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.8018 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.8018 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.8018 r
  data arrival time                                                                    0.8018

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0056


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6589 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6918 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6918 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6919 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7257 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7257 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7257 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7563 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7563 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7564 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7960 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7960 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7961 r
  data arrival time                                                                    0.7961

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0057


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6596 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6914 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6914 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6914 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7203 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7203 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7203 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7617 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7617 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7617 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7977 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7977 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7977 r
  data arrival time                                                                    0.7977

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7977
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0058


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6603 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6929 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6929 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6929 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7247 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7247 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7247 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7699 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7699 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7699 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.8007 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.8007 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.8007 r
  data arrival time                                                                    0.8007

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.8007
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0060


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6586 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6915 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6915 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6915 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7254 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7254 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7254 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7560 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7560 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7560 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7957 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7957 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7957 r
  data arrival time                                                                    0.7957

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0060


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6574 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6921 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6921 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6921 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7231 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7231 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7232 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7626 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7626 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7626 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.7975 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.7975 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.7975 r
  data arrival time                                                                    0.7975

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7975
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0060


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6482 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7254 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7636 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7636 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7636 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.8008 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.8008 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.8008 r
  data arrival time                                                                    0.8008

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.8008
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0060


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6588 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6914 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6914 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6914 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7217 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7217 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7217 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7597 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7597 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7597 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7968 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7968 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7968 r
  data arrival time                                                                    0.7968

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7243 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7646 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7646 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7646 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.8012 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.8012 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.8012 r
  data arrival time                                                                    0.8012

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6573 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6920 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6920 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6920 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7230 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7230 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7231 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7625 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7625 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7625 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.7974 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.7974 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.7974 r
  data arrival time                                                                    0.7974

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7244 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7637 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7637 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7637 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.8007 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.8007 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.8008 r
  data arrival time                                                                    0.8008

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.8008
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0063


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U174/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6571 r
  GCDdpath0/U174/QN (NOR2X0)                                      0.0451    0.0347     0.6918 f
  GCDdpath0/n67 (net)                           1       3.1332              0.0000     0.6918 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0451    0.0000 *   0.6918 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0720    0.0310     0.7228 r
  GCDdpath0/n70 (net)                           1       2.6073              0.0000     0.7228 r
  GCDdpath0/U63/IN1 (NAND2X0)                                     0.0720    0.0000 *   0.7228 r
  GCDdpath0/U63/QN (NAND2X0)                                      0.0562    0.0394     0.7623 f
  GCDdpath0/n75 (net)                           1       2.1897              0.0000     0.7623 f
  GCDdpath0/U64/IN1 (NAND2X0)                                     0.0562    0.0000 *   0.7623 f
  GCDdpath0/U64/QN (NAND2X0)                                      0.0642    0.0349     0.7972 r
  GCDdpath0/A_next[1] (net)                     1       2.2415              0.0000     0.7972 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0642    0.0000 *   0.7972 r
  data arrival time                                                                    0.7972

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7972
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0064


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6585 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6911 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6911 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6911 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7214 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7214 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7214 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7594 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7594 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7594 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7965 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7965 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7965 r
  data arrival time                                                                    0.7965

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7965
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0064


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6598 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6925 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6925 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6925 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7243 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7243 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7243 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7695 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7695 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7695 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.8003 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.8003 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.8003 r
  data arrival time                                                                    0.8003

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.8003
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0064


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6574 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6934 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6934 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6934 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7226 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7226 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7226 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7612 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7612 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7612 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7970 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7970 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7971 r
  data arrival time                                                                    0.7971

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0064


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6573 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6933 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6933 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6933 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7225 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7225 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7225 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7611 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7611 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7611 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7969 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7969 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7970 r
  data arrival time                                                                    0.7970

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0065


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6571 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6906 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6906 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6906 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7209 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7209 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7209 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7598 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7598 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7598 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7965 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7965 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7965 r
  data arrival time                                                                    0.7965

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7965
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0066


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6619 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6940 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6940 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6940 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7225 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7225 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7225 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7604 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7604 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7604 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7966 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7966 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7966 r
  data arrival time                                                                    0.7966

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0067


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7243 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7644 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7644 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7644 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.8008 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.8008 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.8008 r
  data arrival time                                                                    0.8008

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8008
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0067


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6570 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6905 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6905 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6905 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7208 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7208 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7208 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7597 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7597 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7598 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7964 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7964 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7964 r
  data arrival time                                                                    0.7964

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7964
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0067


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0483    0.0012 *   0.6571 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0470    0.0359     0.6930 f
  GCDdpath0/n76 (net)                           1       3.4574              0.0000     0.6930 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0470    0.0000 *   0.6931 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0684    0.0292     0.7223 r
  GCDdpath0/n79 (net)                           1       2.1069              0.0000     0.7223 r
  GCDdpath0/U71/IN1 (NAND2X0)                                     0.0684    0.0000 *   0.7223 r
  GCDdpath0/U71/QN (NAND2X0)                                      0.0546    0.0385     0.7608 f
  GCDdpath0/n88 (net)                           1       2.1027              0.0000     0.7608 f
  GCDdpath0/U72/IN1 (NAND2X0)                                     0.0546    0.0000 *   0.7608 f
  GCDdpath0/U72/QN (NAND2X0)                                      0.0644    0.0359     0.7967 r
  GCDdpath0/A_next[2] (net)                     1       2.5369              0.0000     0.7967 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0644    0.0000 *   0.7967 r
  data arrival time                                                                    0.7967

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7967
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0068


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6585 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6903 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6903 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6903 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7192 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7192 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7192 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7606 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7606 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7606 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7966 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7966 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7966 r
  data arrival time                                                                    0.7966

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: GCDdpath0/B_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_1_/Q (DFFARX1)                              0.0521    0.1999     0.1999 f
  GCDdpath0/B_reg[1] (net)                      2       9.2973              0.0000     0.1999 f
  GCDdpath0/U45/IN2 (NAND2X1)                                     0.0521    0.0001 *   0.2000 f
  GCDdpath0/U45/QN (NAND2X1)                                      0.0702    0.0442     0.2442 r
  GCDdpath0/n81 (net)                           3       9.5690              0.0000     0.2442 r
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0702    0.0001 *   0.2443 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0273     0.2715 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2715 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2715 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3299 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3299 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3300 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3810 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3810 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3810 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4326 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4326 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4328 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4791 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4791 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4791 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5555 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5555 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5557 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0700    0.0459     0.6017 f
  GCDdpath0/n241 (net)                          1       1.9194              0.0000     0.6017 f
  GCDdpath0/U108/IN1 (NAND2X0)                                    0.0700    0.0000 *   0.6017 f
  GCDdpath0/U108/QN (NAND2X0)                                     0.1004    0.0539     0.6556 r
  GCDdpath0/n243 (net)                          1       6.1073              0.0000     0.6556 r
  GCDdpath0/U289/IN1 (XOR2X1)                                     0.1004    0.0001 *   0.6557 r
  GCDdpath0/U289/Q (XOR2X1)                                       0.0375    0.0740     0.7297 r
  GCDdpath0/n244 (net)                          1       2.1027              0.0000     0.7297 r
  GCDdpath0/U107/IN2 (NAND2X0)                                    0.0375    0.0000 *   0.7297 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0306     0.7603 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7603 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7603 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.7989 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7989 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7989 r
  data arrival time                                                                    0.7989

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6568 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0435    0.0335     0.6902 f
  GCDdpath0/n118 (net)                          1       2.7949              0.0000     0.6902 f
  GCDdpath0/U49/IN1 (NOR2X0)                                      0.0435    0.0000 *   0.6903 f
  GCDdpath0/U49/QN (NOR2X0)                                       0.0712    0.0303     0.7205 r
  GCDdpath0/n121 (net)                          1       2.4891              0.0000     0.7205 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0712    0.0000 *   0.7206 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0555    0.0390     0.7595 f
  GCDdpath0/n127 (net)                          1       2.1177              0.0000     0.7595 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0555    0.0000 *   0.7595 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0668    0.0367     0.7962 r
  GCDdpath0/A_next[5] (net)                     1       2.6730              0.0000     0.7962 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0668    0.0000 *   0.7962 r
  data arrival time                                                                    0.7962

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0969     0.8031
  data required time                                                                   0.8031
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8031
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7243 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7626 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7626 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7626 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7997 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7997 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7997 r
  data arrival time                                                                    0.7997

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7997
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0071


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6582 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6900 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6900 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6900 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7189 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7189 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7189 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7603 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7603 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7603 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7963 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7963 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7963 r
  data arrival time                                                                    0.7963

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7963
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0072


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6572 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6902 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6902 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6902 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7240 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7240 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7240 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7547 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7547 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7547 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7944 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7944 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7944 r
  data arrival time                                                                    0.7944

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0074


  Startpoint: GCDdpath0/B_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_1_/Q (DFFARX1)                              0.0521    0.1999     0.1999 f
  GCDdpath0/B_reg[1] (net)                      2       9.2973              0.0000     0.1999 f
  GCDdpath0/U45/IN2 (NAND2X1)                                     0.0521    0.0001 *   0.2000 f
  GCDdpath0/U45/QN (NAND2X1)                                      0.0702    0.0442     0.2442 r
  GCDdpath0/n81 (net)                           3       9.5690              0.0000     0.2442 r
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0702    0.0001 *   0.2443 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0273     0.2715 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2715 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2715 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3299 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3299 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3300 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3810 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3810 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3810 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4326 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4326 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4328 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4791 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4791 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4791 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5555 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5555 r
  GCDdpath0/U113/IN1 (NAND2X0)                                    0.1359    0.0002 *   0.5556 r
  GCDdpath0/U113/QN (NAND2X0)                                     0.0779    0.0519     0.6076 f
  GCDdpath0/n253 (net)                          1       2.8918              0.0000     0.6076 f
  GCDdpath0/U112/IN2 (NAND2X0)                                    0.0779    0.0000 *   0.6076 f
  GCDdpath0/U112/QN (NAND2X0)                                     0.0852    0.0545     0.6621 r
  GCDdpath0/n256 (net)                          1       4.9436              0.0000     0.6621 r
  GCDdpath0/U293/IN1 (XOR2X1)                                     0.0852    0.0000 *   0.6621 r
  GCDdpath0/U293/Q (XOR2X1)                                       0.0365    0.0711     0.7332 r
  GCDdpath0/n257 (net)                          1       2.1288              0.0000     0.7332 r
  GCDdpath0/U111/IN2 (NAND2X0)                                    0.0365    0.0000 *   0.7332 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0307     0.7638 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7638 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7638 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.8001 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.8001 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.8001 r
  data arrival time                                                                    0.8001

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.8001
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0074


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7218 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7598 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7598 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7598 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.7984 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7984 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7984 r
  data arrival time                                                                    0.7984

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0074


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6572 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6901 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6901 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6901 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7239 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7239 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7239 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7546 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7546 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7546 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7943 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7943 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7943 r
  data arrival time                                                                    0.7943

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7943
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0075


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6587 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6914 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6914 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6914 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7232 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7232 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7232 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7684 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7684 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7684 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.7992 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.7992 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.7992 r
  data arrival time                                                                    0.7992

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0075


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U77/IN2 (NOR2X2)                                      0.0737    0.0003 *   0.2147 f
  GCDdpath0/U77/QN (NOR2X2)                                       0.0634    0.0362     0.2509 r
  GCDdpath0/n104 (net)                          4       9.0226              0.0000     0.2509 r
  GCDdpath0/U315/IN2 (NAND2X0)                                    0.0634    0.0000 *   0.2509 r
  GCDdpath0/U315/QN (NAND2X0)                                     0.0463    0.0344     0.2853 f
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2853 f
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0463    0.0000 *   0.2853 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0613     0.3466 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3466 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3467 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3724 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3724 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3724 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3908 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3908 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3908 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4256 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4256 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4257 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4572 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4572 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4573 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4908 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4908 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4908 r
  A_lt_B (net)                                         11.8572              0.0000     0.4908 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4908 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4908 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4908 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5363 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5363 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5363 f
  n1 (net)                                              3.6483              0.0000     0.5363 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5363 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6297 f
  n2 (net)                                      9      79.3858              0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6297 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6297 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6300 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6603 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6603 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6610 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6930 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6930 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6930 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7216 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7216 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7216 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7594 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7594 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7594 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7956 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7956 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7956 r
  data arrival time                                                                    0.7956

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7956
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0076


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6482 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7254 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7636 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7636 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7636 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7998 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7998 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7998 r
  data arrival time                                                                    0.7998

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0076


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U184/IN1 (NOR2X0)                                     0.0483    0.0011 *   0.6569 r
  GCDdpath0/U184/QN (NOR2X0)                                      0.0425    0.0330     0.6899 f
  GCDdpath0/n60 (net)                           1       2.6583              0.0000     0.6899 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0425    0.0000 *   0.6899 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0779    0.0338     0.7237 r
  GCDdpath0/n63 (net)                           1       3.4078              0.0000     0.7237 r
  GCDdpath0/U69/IN1 (NAND2X1)                                     0.0779    0.0000 *   0.7237 r
  GCDdpath0/U69/QN (NAND2X1)                                      0.0446    0.0306     0.7544 f
  GCDdpath0/n66 (net)                           1       2.5954              0.0000     0.7544 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0446    0.0000 *   0.7544 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0759    0.0397     0.7940 r
  GCDdpath0/A_next[0] (net)                     1       3.9505              0.0000     0.7940 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0759    0.0000 *   0.7941 r
  data arrival time                                                                    0.7941

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0982     0.8018
  data required time                                                                   0.8018
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8018
  data arrival time                                                                   -0.7941
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0077


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6571 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6897 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6897 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6897 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7201 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7201 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7201 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7580 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7580 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7580 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7952 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7952 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7952 r
  data arrival time                                                                    0.7952

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0077


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6584 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6911 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6911 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6911 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7229 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7229 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7229 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7681 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7681 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7681 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.7989 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.7989 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.7989 r
  data arrival time                                                                    0.7989

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0078


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6570 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6896 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6896 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6896 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7200 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7200 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7200 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7580 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7580 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7580 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7951 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7951 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7951 r
  data arrival time                                                                    0.7951

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7951
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0078


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/result_bits_data[11] (net)          3       9.0166              0.0000     0.1994 f
  GCDdpath0/U75/IN2 (NOR2X1)                                      0.0514    0.0000 *   0.1995 f
  GCDdpath0/U75/QN (NOR2X1)                                       0.0827    0.0461     0.2456 r
  GCDdpath0/n229 (net)                          3       8.7752              0.0000     0.2456 r
  GCDdpath0/U9/INP (INVX1)                                        0.0827    0.0000 *   0.2456 r
  GCDdpath0/U9/ZN (INVX1)                                         0.0490    0.0353     0.2809 f
  GCDdpath0/n235 (net)                          3       9.2139              0.0000     0.2809 f
  GCDdpath0/U13/IN1 (NAND4X0)                                     0.0490    0.0001 *   0.2810 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0397     0.3207 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3207 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3208 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3731 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3731 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3731 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4254 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4254 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4255 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4570 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4570 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4571 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4906 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4906 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4906 r
  A_lt_B (net)                                         11.8572              0.0000     0.4906 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4906 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4906 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4907 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5361 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5361 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5361 f
  n1 (net)                                              3.6483              0.0000     0.5361 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5361 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6295 f
  n2 (net)                                      9      79.3858              0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6295 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6295 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6299 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6601 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6601 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6608 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6928 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6928 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6928 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7214 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7214 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7214 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7592 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7592 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7592 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7954 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7954 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7955 r
  data arrival time                                                                    0.7955

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0078


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0426    0.1929     0.1929 f
  GCDdpath0/B_reg[5] (net)                      2       5.6476              0.0000     0.1929 f
  GCDdpath0/U147/IN2 (NAND2X0)                                    0.0426    0.0000 *   0.1929 f
  GCDdpath0/U147/QN (NAND2X0)                                     0.1428    0.0777     0.2707 r
  GCDdpath0/n132 (net)                          3      13.2980              0.0000     0.2707 r
  GCDdpath0/U219/INP (INVX0)                                      0.1428    0.0003 *   0.2710 r
  GCDdpath0/U219/ZN (INVX0)                                       0.0700    0.0474     0.3184 f
  GCDdpath0/n135 (net)                          2       5.3216              0.0000     0.3184 f
  GCDdpath0/U218/IN2 (NOR2X0)                                     0.0700    0.0000 *   0.3184 f
  GCDdpath0/U218/QN (NOR2X0)                                      0.0617    0.0346     0.3530 r
  GCDdpath0/n138 (net)                          1       2.5014              0.0000     0.3530 r
  GCDdpath0/U217/IN1 (NOR2X0)                                     0.0617    0.0000 *   0.3530 r
  GCDdpath0/U217/QN (NOR2X0)                                      0.0769    0.0522     0.4053 f
  GCDdpath0/n174 (net)                          3       7.2951              0.0000     0.4053 f
  GCDdpath0/U216/IN1 (NOR2X0)                                     0.0769    0.0000 *   0.4053 f
  GCDdpath0/U216/QN (NOR2X0)                                      0.0635    0.0349     0.4402 r
  GCDdpath0/n180 (net)                          1       2.5654              0.0000     0.4402 r
  GCDdpath0/U215/IN1 (NOR2X0)                                     0.0635    0.0000 *   0.4402 r
  GCDdpath0/U215/QN (NOR2X0)                                      0.0564    0.0377     0.4779 f
  GCDdpath0/n181 (net)                          1       3.0535              0.0000     0.4779 f
  GCDdpath0/U131/IN2 (NAND2X1)                                    0.0564    0.0000 *   0.4779 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5543 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5543 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5546 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0700    0.0459     0.6006 f
  GCDdpath0/n241 (net)                          1       1.9194              0.0000     0.6006 f
  GCDdpath0/U108/IN1 (NAND2X0)                                    0.0700    0.0000 *   0.6006 f
  GCDdpath0/U108/QN (NAND2X0)                                     0.1004    0.0539     0.6545 r
  GCDdpath0/n243 (net)                          1       6.1073              0.0000     0.6545 r
  GCDdpath0/U289/IN1 (XOR2X1)                                     0.1004    0.0001 *   0.6546 r
  GCDdpath0/U289/Q (XOR2X1)                                       0.0375    0.0740     0.7286 r
  GCDdpath0/n244 (net)                          1       2.1027              0.0000     0.7286 r
  GCDdpath0/U107/IN2 (NAND2X0)                                    0.0375    0.0000 *   0.7286 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0306     0.7592 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7592 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7592 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.7978 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7978 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7978 r
  data arrival time                                                                    0.7978

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0080


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U172/IN1 (NOR2X0)                                     0.0483    0.0010 *   0.6568 r
  GCDdpath0/U172/QN (NOR2X0)                                      0.0419    0.0326     0.6894 f
  GCDdpath0/n165 (net)                          1       2.5640              0.0000     0.6894 f
  GCDdpath0/U47/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6894 f
  GCDdpath0/U47/QN (NOR2X0)                                       0.0717    0.0303     0.7197 r
  GCDdpath0/n168 (net)                          1       2.5537              0.0000     0.7197 r
  GCDdpath0/U61/IN1 (NAND2X0)                                     0.0717    0.0000 *   0.7198 r
  GCDdpath0/U61/QN (NAND2X0)                                      0.0540    0.0380     0.7577 f
  GCDdpath0/n188 (net)                          1       1.9065              0.0000     0.7577 f
  GCDdpath0/U62/IN1 (NAND2X0)                                     0.0540    0.0000 *   0.7577 f
  GCDdpath0/U62/QN (NAND2X0)                                      0.0685    0.0371     0.7948 r
  GCDdpath0/A_next[8] (net)                     1       2.8459              0.0000     0.7948 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0685    0.0000 *   0.7949 r
  data arrival time                                                                    0.7949

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0971     0.8029
  data required time                                                                   0.8029
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8029
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0080


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0426    0.1929     0.1929 f
  GCDdpath0/B_reg[5] (net)                      2       5.6476              0.0000     0.1929 f
  GCDdpath0/U147/IN2 (NAND2X0)                                    0.0426    0.0000 *   0.1929 f
  GCDdpath0/U147/QN (NAND2X0)                                     0.1428    0.0777     0.2707 r
  GCDdpath0/n132 (net)                          3      13.2980              0.0000     0.2707 r
  GCDdpath0/U219/INP (INVX0)                                      0.1428    0.0003 *   0.2710 r
  GCDdpath0/U219/ZN (INVX0)                                       0.0700    0.0474     0.3184 f
  GCDdpath0/n135 (net)                          2       5.3216              0.0000     0.3184 f
  GCDdpath0/U218/IN2 (NOR2X0)                                     0.0700    0.0000 *   0.3184 f
  GCDdpath0/U218/QN (NOR2X0)                                      0.0617    0.0346     0.3530 r
  GCDdpath0/n138 (net)                          1       2.5014              0.0000     0.3530 r
  GCDdpath0/U217/IN1 (NOR2X0)                                     0.0617    0.0000 *   0.3530 r
  GCDdpath0/U217/QN (NOR2X0)                                      0.0769    0.0522     0.4053 f
  GCDdpath0/n174 (net)                          3       7.2951              0.0000     0.4053 f
  GCDdpath0/U216/IN1 (NOR2X0)                                     0.0769    0.0000 *   0.4053 f
  GCDdpath0/U216/QN (NOR2X0)                                      0.0635    0.0349     0.4402 r
  GCDdpath0/n180 (net)                          1       2.5654              0.0000     0.4402 r
  GCDdpath0/U215/IN1 (NOR2X0)                                     0.0635    0.0000 *   0.4402 r
  GCDdpath0/U215/QN (NOR2X0)                                      0.0564    0.0377     0.4779 f
  GCDdpath0/n181 (net)                          1       3.0535              0.0000     0.4779 f
  GCDdpath0/U131/IN2 (NAND2X1)                                    0.0564    0.0000 *   0.4779 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5543 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5543 r
  GCDdpath0/U113/IN1 (NAND2X0)                                    0.1359    0.0002 *   0.5545 r
  GCDdpath0/U113/QN (NAND2X0)                                     0.0779    0.0519     0.6064 f
  GCDdpath0/n253 (net)                          1       2.8918              0.0000     0.6064 f
  GCDdpath0/U112/IN2 (NAND2X0)                                    0.0779    0.0000 *   0.6065 f
  GCDdpath0/U112/QN (NAND2X0)                                     0.0852    0.0545     0.6609 r
  GCDdpath0/n256 (net)                          1       4.9436              0.0000     0.6609 r
  GCDdpath0/U293/IN1 (XOR2X1)                                     0.0852    0.0000 *   0.6610 r
  GCDdpath0/U293/Q (XOR2X1)                                       0.0365    0.0711     0.7320 r
  GCDdpath0/n257 (net)                          1       2.1288              0.0000     0.7320 r
  GCDdpath0/U111/IN2 (NAND2X0)                                    0.0365    0.0000 *   0.7321 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0307     0.7627 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7627 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7627 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7990 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7990 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7990 r
  data arrival time                                                                    0.7990

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7990
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0085


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6568 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6886 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6886 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6886 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7176 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7176 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7176 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7590 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7590 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7590 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7949 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7949 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7950 r
  data arrival time                                                                    0.7950

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0085


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0737    0.2144     0.2144 f
  GCDdpath0/result_bits_data[2] (net)           4      17.7310              0.0000     0.2144 f
  GCDdpath0/U155/IN2 (NAND2X1)                                    0.0737    0.0003 *   0.2146 f
  GCDdpath0/U155/QN (NAND2X1)                                     0.0747    0.0481     0.2627 r
  GCDdpath0/n107 (net)                          4       9.1671              0.0000     0.2627 r
  GCDdpath0/U317/IN1 (NAND2X1)                                    0.0747    0.0000 *   0.2627 r
  GCDdpath0/U317/QN (NAND2X1)                                     0.0497    0.0345     0.2972 f
  GCDdpath0/n314 (net)                          1       4.1369              0.0000     0.2972 f
  GCDdpath0/U323/INP (INVX1)                                      0.0497    0.0000 *   0.2972 f
  GCDdpath0/U323/ZN (INVX1)                                       0.0309    0.0190     0.3162 r
  GCDdpath0/n313 (net)                          1       3.2134              0.0000     0.3162 r
  GCDdpath0/U316/IN2 (NAND2X1)                                    0.0309    0.0000 *   0.3162 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0323     0.3485 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3485 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3486 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3714 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3714 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3715 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3899 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3899 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3899 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4247 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4247 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4248 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4563 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4563 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4564 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4899 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4899 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4899 r
  A_lt_B (net)                                         11.8572              0.0000     0.4899 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4899 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4899 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4899 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5354 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5354 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5354 f
  n1 (net)                                              3.6483              0.0000     0.5354 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5354 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6287 f
  n2 (net)                                      9      79.3858              0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6287 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6287 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6291 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6593 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6593 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6601 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6921 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6921 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6921 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7206 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7206 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7206 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7585 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7585 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7585 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7947 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7947 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7947 r
  data arrival time                                                                    0.7947

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0085


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U157/IN1 (NOR2X0)                                     0.0424    0.0010 *   0.6844 f
  GCDdpath0/U157/QN (NOR2X0)                                      0.0579    0.0298     0.7141 r
  GCDdpath0/n162 (net)                          1       2.3966              0.0000     0.7141 r
  GCDdpath0/U94/IN1 (NAND2X0)                                     0.0579    0.0000 *   0.7142 r
  GCDdpath0/U94/QN (NAND2X0)                                      0.0715    0.0369     0.7511 f
  GCDdpath0/n163 (net)                          1       2.1307              0.0000     0.7511 f
  GCDdpath0/U58/IN2 (NAND2X0)                                     0.0715    0.0000 *   0.7511 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0436     0.7947 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7947 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7947 r
  data arrival time                                                                    0.7947

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0086


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6567 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6885 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6885 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6885 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7175 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7175 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7175 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7589 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7589 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7589 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7948 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7948 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7949 r
  data arrival time                                                                    0.7949

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0086


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7217 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7620 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7620 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7620 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7987 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7987 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7987 r
  data arrival time                                                                    0.7987

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0086


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7244 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7625 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7625 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7625 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7988 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7988 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7988 r
  data arrival time                                                                    0.7988

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0087


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7219 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7612 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7612 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7612 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.7982 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7982 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7982 r
  data arrival time                                                                    0.7982

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U168/IN1 (NOR2X0)                                     0.0483    0.0006 *   0.6565 r
  GCDdpath0/U168/QN (NOR2X0)                                      0.0411    0.0318     0.6883 f
  GCDdpath0/n100 (net)                          1       2.3521              0.0000     0.6883 f
  GCDdpath0/U167/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6883 f
  GCDdpath0/U167/QN (NOR2X0)                                      0.0693    0.0289     0.7173 r
  GCDdpath0/n103 (net)                          1       2.2382              0.0000     0.7173 r
  GCDdpath0/U59/IN1 (NAND2X0)                                     0.0693    0.0000 *   0.7173 r
  GCDdpath0/U59/QN (NAND2X0)                                      0.0589    0.0414     0.7586 f
  GCDdpath0/n117 (net)                          1       2.6504              0.0000     0.7586 f
  GCDdpath0/U60/IN1 (NAND2X0)                                     0.0589    0.0000 *   0.7586 f
  GCDdpath0/U60/QN (NAND2X0)                                      0.0645    0.0360     0.7946 r
  GCDdpath0/A_next[4] (net)                     1       2.3671              0.0000     0.7946 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0645    0.0000 *   0.7946 r
  data arrival time                                                                    0.7946

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0965     0.8035
  data required time                                                                   0.8035
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8035
  data arrival time                                                                   -0.7946
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7204 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7584 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7584 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7584 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.7969 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7969 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7969 r
  data arrival time                                                                    0.7969

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7969
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0089


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0488    0.1760     0.1760 r
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1760 r
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0488    0.0000 *   0.1760 r
  GCDdpath0/U25/QN (NAND2X0)                                      0.1019    0.0635     0.2396 f
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2396 f
  GCDdpath0/U54/INP (INVX0)                                       0.1019    0.0000 *   0.2396 f
  GCDdpath0/U54/ZN (INVX0)                                        0.0477    0.0272     0.2668 r
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2668 r
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0477    0.0000 *   0.2668 r
  GCDdpath0/U149/QN (NAND2X0)                                     0.0564    0.0369     0.3038 f
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3038 f
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0564    0.0000 *   0.3038 f
  GCDdpath0/U17/QN (NAND3X0)                                      0.0875    0.0337     0.3374 r
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3374 r
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0875    0.0000 *   0.3374 r
  GCDdpath0/U15/QN (NAND3X0)                                      0.0594    0.0375     0.3749 f
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3749 f
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0594    0.0000 *   0.3749 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0494     0.4243 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4243 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4243 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4559 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4559 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4560 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4895 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4895 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4895 r
  A_lt_B (net)                                         11.8572              0.0000     0.4895 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4895 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4895 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4895 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5350 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5350 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5350 f
  n1 (net)                                              3.6483              0.0000     0.5350 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5350 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6283 f
  n2 (net)                                      9      79.3858              0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6283 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6283 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6287 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6589 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6589 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6596 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6917 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6917 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6917 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7202 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7202 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7202 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7581 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7581 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7581 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7943 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7943 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7943 r
  data arrival time                                                                    0.7943

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7943
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0089


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U203/IN1 (NAND2X0)                                    0.0424    0.0010 *   0.6843 f
  GCDdpath0/U203/QN (NAND2X0)                                     0.0663    0.0375     0.7218 r
  GCDdpath0/n190 (net)                          1       3.5486              0.0000     0.7218 r
  GCDdpath0/U275/IN3 (NAND3X0)                                    0.0663    0.0000 *   0.7219 r
  GCDdpath0/U275/QN (NAND3X0)                                     0.0664    0.0415     0.7634 f
  GCDdpath0/n198 (net)                          1       5.5849              0.0000     0.7634 f
  GCDdpath0/U116/IN1 (NAND2X0)                                    0.0664    0.0001 *   0.7635 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0345     0.7980 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7980 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7980 r
  data arrival time                                                                    0.7980

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0091


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6571 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6898 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6898 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6898 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7215 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7215 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7216 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7668 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7668 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7668 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.7975 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.7975 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.7976 r
  data arrival time                                                                    0.7976

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.7976
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0091


  Startpoint: GCDdpath0/A_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_3_/Q (DFFARX1)                              0.0509    0.1991     0.1991 f
  GCDdpath0/result_bits_data[3] (net)           3       8.8547              0.0000     0.1991 f
  GCDdpath0/U314/IN1 (NOR2X1)                                     0.0509    0.0000 *   0.1992 f
  GCDdpath0/U314/QN (NOR2X1)                                      0.0937    0.0509     0.2500 r
  GCDdpath0/n108 (net)                          4      11.2485              0.0000     0.2500 r
  GCDdpath0/U318/INP (INVX0)                                      0.0937    0.0000 *   0.2501 r
  GCDdpath0/U318/ZN (INVX0)                                       0.0415    0.0283     0.2784 f
  GCDdpath0/n310 (net)                          1       2.1158              0.0000     0.2784 f
  GCDdpath0/U321/IN2 (AND2X1)                                     0.0415    0.0000 *   0.2784 f
  GCDdpath0/U321/Q (AND2X1)                                       0.0381    0.0640     0.3425 f
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3425 f
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0381    0.0000 *   0.3425 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0257     0.3682 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3682 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3682 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3866 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3866 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3866 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4215 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4215 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4215 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4530 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4530 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4531 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4866 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4866 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4866 r
  A_lt_B (net)                                         11.8572              0.0000     0.4866 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4866 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4866 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4867 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5322 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6255 f
  n2 (net)                                      9      79.3858              0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6255 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6255 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6259 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6561 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6561 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6570 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6897 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6897 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6897 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7214 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7214 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7215 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7667 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7667 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7667 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.7974 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.7974 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.7975 r
  data arrival time                                                                    0.7975

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.7975
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7218 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7618 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7618 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7618 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7982 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7982 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7982 r
  data arrival time                                                                    0.7982

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U92/INP (INVX0)                                       0.0778    0.0000 *   0.3125 r
  GCDdpath0/U92/ZN (INVX0)                                        0.0532    0.0393     0.3519 f
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3519 f
  GCDdpath0/U244/IN3 (NAND4X0)                                    0.0532    0.0000 *   0.3519 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0478     0.3997 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3997 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.3997 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4458 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4458 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4459 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4864 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4864 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4864 r
  A_lt_B (net)                                         11.8572              0.0000     0.4864 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4864 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4864 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4864 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5319 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5319 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5319 f
  n1 (net)                                              3.6483              0.0000     0.5319 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5319 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6252 f
  n2 (net)                                      9      79.3858              0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6252 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6252 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6256 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6559 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6559 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0483    0.0009 *   0.6568 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0421    0.0327     0.6895 f
  GCDdpath0/n89 (net)                           1       2.5814              0.0000     0.6895 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0421    0.0000 *   0.6895 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0743    0.0318     0.7212 r
  GCDdpath0/n92 (net)                           1       2.9103              0.0000     0.7212 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0743    0.0000 *   0.7212 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0648    0.0452     0.7664 f
  GCDdpath0/n99 (net)                           1       3.2711              0.0000     0.7664 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0648    0.0000 *   0.7665 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0561    0.0308     0.7972 r
  GCDdpath0/A_next[3] (net)                     1       3.8642              0.0000     0.7972 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0561    0.0000 *   0.7973 r
  data arrival time                                                                    0.7973

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0933     0.8067
  data required time                                                                   0.8067
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8067
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0094


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7218 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7600 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7600 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7600 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7972 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7972 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7972 r
  data arrival time                                                                    0.7972

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7972
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0097


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0576    0.2037     0.2037 f
  GCDdpath0/result_bits_data[12] (net)          3      11.4571              0.0000     0.2037 f
  GCDdpath0/U55/IN2 (NOR2X2)                                      0.0576    0.0001 *   0.2038 f
  GCDdpath0/U55/QN (NOR2X2)                                       0.0750    0.0430     0.2468 r
  GCDdpath0/n251 (net)                          5      14.1651              0.0000     0.2468 r
  GCDdpath0/U19/INP (INVX0)                                       0.0750    0.0000 *   0.2469 r
  GCDdpath0/U19/ZN (INVX0)                                        0.0396    0.0287     0.2756 f
  GCDdpath0/n10 (net)                           1       2.6327              0.0000     0.2756 f
  GCDdpath0/U13/IN2 (NAND4X0)                                     0.0396    0.0000 *   0.2756 f
  GCDdpath0/U13/QN (NAND4X0)                                      0.0858    0.0429     0.3185 r
  GCDdpath0/n5 (net)                            1       3.5331              0.0000     0.3185 r
  GCDdpath0/U12/IN1 (NOR4X0)                                      0.0858    0.0000 *   0.3185 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0523     0.3709 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3709 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3709 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4232 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4232 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4232 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4548 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4548 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4549 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4884 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4884 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4884 r
  A_lt_B (net)                                         11.8572              0.0000     0.4884 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4884 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4884 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4884 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5339 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5339 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5339 f
  n1 (net)                                              3.6483              0.0000     0.5339 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5339 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6272 f
  n2 (net)                                      9      79.3858              0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6272 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6272 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6276 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6578 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6578 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6585 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6906 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6906 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6906 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7191 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7191 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7191 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7570 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7570 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7570 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7932 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7932 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7932 r
  data arrival time                                                                    0.7932

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0100


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7203 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7606 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7606 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7606 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7972 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7972 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7973 r
  data arrival time                                                                    0.7973

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0101


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7204 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7598 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7598 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7598 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.7968 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7968 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7968 r
  data arrival time                                                                    0.7968

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0102


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0660    0.1867     0.1867 r
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.1867 r
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0660    0.0002 *   0.1869 r
  GCDdpath0/U34/QN (NOR2X0)                                       0.0834    0.0623     0.2492 f
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2492 f
  GCDdpath0/U33/INP (INVX0)                                       0.0834    0.0000 *   0.2492 f
  GCDdpath0/U33/ZN (INVX0)                                        0.0509    0.0308     0.2801 r
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2801 r
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0509    0.0000 *   0.2801 r
  GCDdpath0/U31/QN (NAND2X1)                                      0.0456    0.0287     0.3088 f
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3088 f
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0456    0.0000 *   0.3088 f
  GCDdpath0/U30/QN (NAND2X1)                                      0.0492    0.0322     0.3411 r
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3411 r
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0492    0.0000 *   0.3411 r
  GCDdpath0/U146/QN (NAND2X1)                                     0.0371    0.0266     0.3677 f
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3677 f
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0371    0.0000 *   0.3677 f
  GCDdpath0/U244/QN (NAND4X0)                                     0.0748    0.0336     0.4013 r
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4013 r
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0748    0.0000 *   0.4013 r
  GCDdpath0/U141/QN (NAND3X0)                                     0.0724    0.0462     0.4475 f
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4475 f
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0724    0.0000 *   0.4475 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0406     0.4881 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4881 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4881 r
  A_lt_B (net)                                         11.8572              0.0000     0.4881 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4881 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4881 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4881 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5336 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5336 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5336 f
  n1 (net)                                              3.6483              0.0000     0.5336 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5336 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6269 f
  n2 (net)                                      9      79.3858              0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6269 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6269 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6273 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6575 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6575 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6582 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6903 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6903 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6903 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7188 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7188 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7188 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7567 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7567 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7567 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7929 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7929 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7929 r
  data arrival time                                                                    0.7929

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0103


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U107/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7188 r
  GCDdpath0/U107/QN (NAND2X0)                                     0.0549    0.0380     0.7568 f
  GCDdpath0/n245 (net)                          1       1.5843              0.0000     0.7568 f
  GCDdpath0/U106/IN2 (NAND2X0)                                    0.0549    0.0000 *   0.7568 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0386     0.7954 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7954 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7954 r
  data arrival time                                                                    0.7954

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7954
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0104


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7203 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7604 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7604 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7604 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7968 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7968 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7968 r
  data arrival time                                                                    0.7968

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0107


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U139/IN1 (NAND2X1)                                    0.0490    0.0000 *   0.2474 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0264     0.2738 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2738 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2738 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3321 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3321 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3322 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3832 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3832 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3832 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4349 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4349 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4350 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4813 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4813 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4813 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5577 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5577 r
  GCDdpath0/U119/IN1 (NAND2X0)                                    0.1359    0.0002 *   0.5579 r
  GCDdpath0/U119/QN (NAND2X0)                                     0.0703    0.0462     0.6040 f
  GCDdpath0/n193 (net)                          1       1.9565              0.0000     0.6040 f
  GCDdpath0/U118/IN1 (NAND2X0)                                    0.0703    0.0000 *   0.6040 f
  GCDdpath0/U118/QN (NAND2X0)                                     0.0906    0.0500     0.6540 r
  GCDdpath0/n195 (net)                          1       5.1275              0.0000     0.6540 r
  GCDdpath0/U276/IN1 (XOR2X1)                                     0.0906    0.0000 *   0.6541 r
  GCDdpath0/U276/Q (XOR2X1)                                       0.0384    0.0733     0.7274 r
  GCDdpath0/n196 (net)                          1       2.6855              0.0000     0.7274 r
  GCDdpath0/U117/IN2 (NAND2X0)                                    0.0384    0.0000 *   0.7274 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0318     0.7592 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7592 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7592 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.7962 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7962 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7962 r
  data arrival time                                                                    0.7962

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0108


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7203 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7586 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7586 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7586 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7957 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7957 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7958 r
  data arrival time                                                                    0.7958

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U162/IN1 (NAND2X0)                                    0.0424    0.0009 *   0.6842 f
  GCDdpath0/U162/QN (NAND2X0)                                     0.0662    0.0361     0.7203 r
  GCDdpath0/n147 (net)                          1       3.1972              0.0000     0.7203 r
  GCDdpath0/U57/IN2 (NAND2X0)                                     0.0662    0.0000 *   0.7204 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0355     0.7559 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7559 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7559 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7921 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7921 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7921 r
  data arrival time                                                                    0.7921

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7921
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7218 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7600 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7600 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7600 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7962 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7962 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7962 r
  data arrival time                                                                    0.7962

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0112


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U192/IN1 (NAND2X0)                                    0.0424    0.0002 *   0.6836 f
  GCDdpath0/U192/QN (NAND2X0)                                     0.0693    0.0358     0.7194 r
  GCDdpath0/n226 (net)                          1       3.1221              0.0000     0.7194 r
  GCDdpath0/U288/IN3 (NAND3X0)                                    0.0693    0.0000 *   0.7194 r
  GCDdpath0/U288/QN (NAND3X0)                                     0.0618    0.0390     0.7584 f
  GCDdpath0/n246 (net)                          1       4.6811              0.0000     0.7584 f
  GCDdpath0/U106/IN1 (NAND2X0)                                    0.0618    0.0001 *   0.7585 f
  GCDdpath0/U106/QN (NAND2X0)                                     0.0584    0.0360     0.7945 r
  GCDdpath0/A_next[12] (net)                    1       2.2492              0.0000     0.7945 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0584    0.0000 *   0.7945 r
  data arrival time                                                                    0.7945

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0942     0.8058
  data required time                                                                   0.8058
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8058
  data arrival time                                                                   -0.7945
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0113


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7187 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7590 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7590 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7590 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7957 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7957 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7957 r
  data arrival time                                                                    0.7957

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0116


  Startpoint: GCDdpath0/A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_1_/Q (DFFARX1)                              0.0455    0.1952     0.1952 f
  GCDdpath0/result_bits_data[1] (net)           3       6.7352              0.0000     0.1952 f
  GCDdpath0/U156/IN2 (NAND2X0)                                    0.0455    0.0000 *   0.1952 f
  GCDdpath0/U156/QN (NAND2X0)                                     0.0946    0.0558     0.2510 r
  GCDdpath0/n83 (net)                           3       7.2534              0.0000     0.2510 r
  GCDdpath0/U327/IN2 (NAND2X1)                                    0.0946    0.0000 *   0.2510 r
  GCDdpath0/U327/QN (NAND2X1)                                     0.0442    0.0303     0.2813 f
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2813 f
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0442    0.0000 *   0.2813 f
  GCDdpath0/U326/QN (NAND2X1)                                     0.0521    0.0274     0.3087 r
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3087 r
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0521    0.0000 *   0.3087 r
  GCDdpath0/U316/QN (NAND2X1)                                     0.0526    0.0367     0.3453 f
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3453 f
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0526    0.0000 *   0.3454 f
  GCDdpath0/U322/QN (NAND2X2)                                     0.0374    0.0229     0.3683 r
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3683 r
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0374    0.0000 *   0.3683 r
  GCDdpath0/U21/QN (NAND2X2)                                      0.0340    0.0184     0.3867 f
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3867 f
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0340    0.0000 *   0.3867 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0348     0.4216 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4216 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4216 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4531 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4531 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4532 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4867 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4867 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4867 r
  A_lt_B (net)                                         11.8572              0.0000     0.4867 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4867 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4867 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4868 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5322 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5322 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5322 f
  n1 (net)                                              3.6483              0.0000     0.5322 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5323 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6256 f
  n2 (net)                                      9      79.3858              0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6256 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6256 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6260 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6562 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6562 r
  GCDdpath0/U164/IN1 (NOR2X0)                                     0.0483    0.0007 *   0.6569 r
  GCDdpath0/U164/QN (NOR2X0)                                      0.0414    0.0320     0.6889 f
  GCDdpath0/n145 (net)                          1       2.4111              0.0000     0.6889 f
  GCDdpath0/U163/IN1 (NOR2X0)                                     0.0414    0.0000 *   0.6889 f
  GCDdpath0/U163/QN (NOR2X0)                                      0.0685    0.0285     0.7175 r
  GCDdpath0/n148 (net)                          1       2.1294              0.0000     0.7175 r
  GCDdpath0/U57/IN1 (NAND2X0)                                     0.0685    0.0000 *   0.7175 r
  GCDdpath0/U57/QN (NAND2X0)                                      0.0537    0.0379     0.7553 f
  GCDdpath0/n164 (net)                          1       1.9657              0.0000     0.7553 f
  GCDdpath0/U58/IN1 (NAND2X0)                                     0.0537    0.0000 *   0.7554 f
  GCDdpath0/U58/QN (NAND2X0)                                      0.0660    0.0362     0.7915 r
  GCDdpath0/A_next[7] (net)                     1       2.6523              0.0000     0.7915 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0660    0.0000 *   0.7916 r
  data arrival time                                                                    0.7916

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0117


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U139/IN1 (NAND2X1)                                    0.0490    0.0000 *   0.2474 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0264     0.2738 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2738 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2738 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3321 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3321 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3322 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3832 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3832 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3832 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4349 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4349 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4350 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4813 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4813 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4813 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5577 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5577 r
  GCDdpath0/U123/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5580 r
  GCDdpath0/U123/QN (NAND2X0)                                     0.0708    0.0466     0.6046 f
  GCDdpath0/n207 (net)                          1       2.0277              0.0000     0.6046 f
  GCDdpath0/U122/IN1 (NAND2X0)                                    0.0708    0.0000 *   0.6046 f
  GCDdpath0/U122/QN (NAND2X0)                                     0.0928    0.0505     0.6551 r
  GCDdpath0/n209 (net)                          1       5.2199              0.0000     0.6551 r
  GCDdpath0/U280/IN1 (XOR2X1)                                     0.0928    0.0000 *   0.6552 r
  GCDdpath0/U280/Q (XOR2X1)                                       0.0363    0.0720     0.7272 r
  GCDdpath0/n210 (net)                          1       1.8646              0.0000     0.7272 r
  GCDdpath0/U121/IN2 (NAND2X0)                                    0.0363    0.0000 *   0.7272 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0307     0.7579 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7579 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7579 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7951 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7951 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7951 r
  data arrival time                                                                    0.7951

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7951
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0118


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U117/IN1 (NAND2X0)                                    0.0848    0.0002 *   0.7189 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0393     0.7582 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7582 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7582 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.7952 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7952 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7952 r
  data arrival time                                                                    0.7952

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0118


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7188 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7588 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7588 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7588 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7952 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7952 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7952 r
  data arrival time                                                                    0.7952

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7952
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0122


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U203/IN1 (NAND2X0)                                    0.0424    0.0010 *   0.6810 f
  GCDdpath0/U203/QN (NAND2X0)                                     0.0663    0.0375     0.7186 r
  GCDdpath0/n190 (net)                          1       3.5486              0.0000     0.7186 r
  GCDdpath0/U275/IN3 (NAND3X0)                                    0.0663    0.0000 *   0.7186 r
  GCDdpath0/U275/QN (NAND3X0)                                     0.0664    0.0415     0.7601 f
  GCDdpath0/n198 (net)                          1       5.5849              0.0000     0.7601 f
  GCDdpath0/U116/IN1 (NAND2X0)                                    0.0664    0.0001 *   0.7602 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0345     0.7947 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7947 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7947 r
  data arrival time                                                                    0.7947

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0124


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7188 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7570 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7570 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7570 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7942 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7942 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7942 r
  data arrival time                                                                    0.7942

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7942
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7204 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7585 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7585 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7585 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7948 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7948 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7948 r
  data arrival time                                                                    0.7948

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: GCDdpath0/B_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_1_/Q (DFFARX1)                              0.0521    0.1999     0.1999 f
  GCDdpath0/B_reg[1] (net)                      2       9.2973              0.0000     0.1999 f
  GCDdpath0/U45/IN2 (NAND2X1)                                     0.0521    0.0001 *   0.2000 f
  GCDdpath0/U45/QN (NAND2X1)                                      0.0702    0.0442     0.2442 r
  GCDdpath0/n81 (net)                           3       9.5690              0.0000     0.2442 r
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0702    0.0001 *   0.2443 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0273     0.2715 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2715 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2715 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3299 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3299 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3300 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3810 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3810 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3810 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4326 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4326 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4328 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4791 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4791 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4791 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5555 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5555 r
  GCDdpath0/U119/IN1 (NAND2X0)                                    0.1359    0.0002 *   0.5556 r
  GCDdpath0/U119/QN (NAND2X0)                                     0.0703    0.0462     0.6018 f
  GCDdpath0/n193 (net)                          1       1.9565              0.0000     0.6018 f
  GCDdpath0/U118/IN1 (NAND2X0)                                    0.0703    0.0000 *   0.6018 f
  GCDdpath0/U118/QN (NAND2X0)                                     0.0906    0.0500     0.6518 r
  GCDdpath0/n195 (net)                          1       5.1275              0.0000     0.6518 r
  GCDdpath0/U276/IN1 (XOR2X1)                                     0.0906    0.0000 *   0.6519 r
  GCDdpath0/U276/Q (XOR2X1)                                       0.0384    0.0733     0.7251 r
  GCDdpath0/n196 (net)                          1       2.6855              0.0000     0.7251 r
  GCDdpath0/U117/IN2 (NAND2X0)                                    0.0384    0.0000 *   0.7251 r
  GCDdpath0/U117/QN (NAND2X0)                                     0.0568    0.0318     0.7570 f
  GCDdpath0/n197 (net)                          1       1.8438              0.0000     0.7570 f
  GCDdpath0/U116/IN2 (NAND2X0)                                    0.0568    0.0000 *   0.7570 f
  GCDdpath0/U116/QN (NAND2X0)                                     0.0554    0.0370     0.7940 r
  GCDdpath0/A_next[9] (net)                     1       1.7736              0.0000     0.7940 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0554    0.0000 *   0.7940 r
  data arrival time                                                                    0.7940

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0930     0.8070
  data required time                                                                   0.8070
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8070
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0130


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6721 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7170 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7170 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7171 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7574 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7574 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7574 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7941 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7941 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7941 r
  data arrival time                                                                    0.7941

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7941
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0133


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6721 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7170 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7170 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7171 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7572 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7572 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7572 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7936 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7936 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7936 r
  data arrival time                                                                    0.7936

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0139


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6836 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7286 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7286 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7287 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7614 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7614 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7615 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7935 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7935 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7935 r
  data arrival time                                                                    0.7935

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0139


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U197/IN1 (NAND2X0)                                    0.0424    0.0009 *   0.6842 f
  GCDdpath0/U197/QN (NAND2X0)                                     0.0672    0.0381     0.7224 r
  GCDdpath0/n248 (net)                          1       3.6932              0.0000     0.7224 r
  GCDdpath0/U292/IN3 (NAND3X0)                                    0.0672    0.0000 *   0.7224 r
  GCDdpath0/U292/QN (NAND3X0)                                     0.0600    0.0380     0.7603 f
  GCDdpath0/n259 (net)                          1       4.3307              0.0000     0.7603 f
  GCDdpath0/U110/IN1 (NAND2X0)                                    0.0600    0.0001 *   0.7604 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0331     0.7935 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7935 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7935 r
  data arrival time                                                                    0.7935

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0140


  Startpoint: GCDdpath0/B_reg_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_1_/Q (DFFARX1)                              0.0521    0.1999     0.1999 f
  GCDdpath0/B_reg[1] (net)                      2       9.2973              0.0000     0.1999 f
  GCDdpath0/U45/IN2 (NAND2X1)                                     0.0521    0.0001 *   0.2000 f
  GCDdpath0/U45/QN (NAND2X1)                                      0.0702    0.0442     0.2442 r
  GCDdpath0/n81 (net)                           3       9.5690              0.0000     0.2442 r
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0702    0.0001 *   0.2443 r
  GCDdpath0/U139/QN (NAND2X1)                                     0.0373    0.0273     0.2715 f
  GCDdpath0/n84 (net)                           1       2.3730              0.0000     0.2715 f
  GCDdpath0/U138/IN1 (NAND2X0)                                    0.0373    0.0000 *   0.2715 f
  GCDdpath0/U138/QN (NAND2X0)                                     0.1220    0.0584     0.3299 r
  GCDdpath0/n106 (net)                          3       9.3483              0.0000     0.3299 r
  GCDdpath0/U137/IN1 (NAND2X0)                                    0.1220    0.0001 *   0.3300 r
  GCDdpath0/U137/QN (NAND2X0)                                     0.0754    0.0510     0.3810 f
  GCDdpath0/n112 (net)                          1       3.0115              0.0000     0.3810 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0754    0.0000 *   0.3810 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0828    0.0516     0.4326 r
  GCDdpath0/n172 (net)                          4      12.3478              0.0000     0.4326 r
  GCDdpath0/U133/IN1 (NAND2X0)                                    0.0828    0.0001 *   0.4328 r
  GCDdpath0/U133/QN (NAND2X0)                                     0.0667    0.0463     0.4791 f
  GCDdpath0/n182 (net)                          1       3.2260              0.0000     0.4791 f
  GCDdpath0/U131/IN1 (NAND2X1)                                    0.0667    0.0000 *   0.4791 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5555 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5555 r
  GCDdpath0/U123/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5558 r
  GCDdpath0/U123/QN (NAND2X0)                                     0.0708    0.0466     0.6024 f
  GCDdpath0/n207 (net)                          1       2.0277              0.0000     0.6024 f
  GCDdpath0/U122/IN1 (NAND2X0)                                    0.0708    0.0000 *   0.6024 f
  GCDdpath0/U122/QN (NAND2X0)                                     0.0928    0.0505     0.6529 r
  GCDdpath0/n209 (net)                          1       5.2199              0.0000     0.6529 r
  GCDdpath0/U280/IN1 (XOR2X1)                                     0.0928    0.0000 *   0.6529 r
  GCDdpath0/U280/Q (XOR2X1)                                       0.0363    0.0720     0.7250 r
  GCDdpath0/n210 (net)                          1       1.8646              0.0000     0.7250 r
  GCDdpath0/U121/IN2 (NAND2X0)                                    0.0363    0.0000 *   0.7250 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0307     0.7557 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7557 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7557 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7928 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7928 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7928 r
  data arrival time                                                                    0.7928

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7928
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0140


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U111/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7188 r
  GCDdpath0/U111/QN (NAND2X0)                                     0.0552    0.0382     0.7570 f
  GCDdpath0/n258 (net)                          1       1.6226              0.0000     0.7570 f
  GCDdpath0/U110/IN2 (NAND2X0)                                    0.0552    0.0000 *   0.7570 f
  GCDdpath0/U110/QN (NAND2X0)                                     0.0542    0.0363     0.7932 r
  GCDdpath0/A_next[13] (net)                    1       1.6841              0.0000     0.7932 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0542    0.0000 *   0.7932 r
  data arrival time                                                                    0.7932

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0142


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6721 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7170 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7170 r
  GCDdpath0/U121/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7171 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0383     0.7554 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7554 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7554 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7925 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7925 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7926 r
  data arrival time                                                                    0.7926

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7926
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0143


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0426    0.1929     0.1929 f
  GCDdpath0/B_reg[5] (net)                      2       5.6476              0.0000     0.1929 f
  GCDdpath0/U147/IN2 (NAND2X0)                                    0.0426    0.0000 *   0.1929 f
  GCDdpath0/U147/QN (NAND2X0)                                     0.1428    0.0777     0.2707 r
  GCDdpath0/n132 (net)                          3      13.2980              0.0000     0.2707 r
  GCDdpath0/U219/INP (INVX0)                                      0.1428    0.0003 *   0.2710 r
  GCDdpath0/U219/ZN (INVX0)                                       0.0700    0.0474     0.3184 f
  GCDdpath0/n135 (net)                          2       5.3216              0.0000     0.3184 f
  GCDdpath0/U218/IN2 (NOR2X0)                                     0.0700    0.0000 *   0.3184 f
  GCDdpath0/U218/QN (NOR2X0)                                      0.0617    0.0346     0.3530 r
  GCDdpath0/n138 (net)                          1       2.5014              0.0000     0.3530 r
  GCDdpath0/U217/IN1 (NOR2X0)                                     0.0617    0.0000 *   0.3530 r
  GCDdpath0/U217/QN (NOR2X0)                                      0.0769    0.0522     0.4053 f
  GCDdpath0/n174 (net)                          3       7.2951              0.0000     0.4053 f
  GCDdpath0/U216/IN1 (NOR2X0)                                     0.0769    0.0000 *   0.4053 f
  GCDdpath0/U216/QN (NOR2X0)                                      0.0635    0.0349     0.4402 r
  GCDdpath0/n180 (net)                          1       2.5654              0.0000     0.4402 r
  GCDdpath0/U215/IN1 (NOR2X0)                                     0.0635    0.0000 *   0.4402 r
  GCDdpath0/U215/QN (NOR2X0)                                      0.0564    0.0377     0.4779 f
  GCDdpath0/n181 (net)                          1       3.0535              0.0000     0.4779 f
  GCDdpath0/U131/IN2 (NAND2X1)                                    0.0564    0.0000 *   0.4779 f
  GCDdpath0/U131/QN (NAND2X1)                                     0.1359    0.0764     0.5543 r
  GCDdpath0/n285 (net)                          8      26.2300              0.0000     0.5543 r
  GCDdpath0/U123/IN1 (NAND2X0)                                    0.1359    0.0003 *   0.5547 r
  GCDdpath0/U123/QN (NAND2X0)                                     0.0708    0.0466     0.6013 f
  GCDdpath0/n207 (net)                          1       2.0277              0.0000     0.6013 f
  GCDdpath0/U122/IN1 (NAND2X0)                                    0.0708    0.0000 *   0.6013 f
  GCDdpath0/U122/QN (NAND2X0)                                     0.0928    0.0505     0.6518 r
  GCDdpath0/n209 (net)                          1       5.2199              0.0000     0.6518 r
  GCDdpath0/U280/IN1 (XOR2X1)                                     0.0928    0.0000 *   0.6518 r
  GCDdpath0/U280/Q (XOR2X1)                                       0.0363    0.0720     0.7238 r
  GCDdpath0/n210 (net)                          1       1.8646              0.0000     0.7238 r
  GCDdpath0/U121/IN2 (NAND2X0)                                    0.0363    0.0000 *   0.7238 r
  GCDdpath0/U121/QN (NAND2X0)                                     0.0553    0.0307     0.7546 f
  GCDdpath0/n211 (net)                          1       1.6407              0.0000     0.7546 f
  GCDdpath0/U120/IN2 (NAND2X0)                                    0.0553    0.0000 *   0.7546 f
  GCDdpath0/U120/QN (NAND2X0)                                     0.0558    0.0371     0.7917 r
  GCDdpath0/A_next[10] (net)                    1       1.8872              0.0000     0.7917 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0558    0.0000 *   0.7917 r
  data arrival time                                                                    0.7917

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0932     0.8068
  data required time                                                                   0.8068
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8068
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0151


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6695 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7145 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7145 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7146 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7549 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7549 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7549 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7915 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7915 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7916 r
  data arrival time                                                                    0.7916

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0158


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6695 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7145 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7145 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7146 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7547 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7547 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7547 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7911 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7911 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7911 r
  data arrival time                                                                    0.7911

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0164


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6803 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7253 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7253 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7254 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7582 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7582 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7582 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7902 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7902 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7902 r
  data arrival time                                                                    0.7902

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0172


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6792 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7242 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7242 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7243 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7571 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7571 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7571 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7891 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7891 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7891 r
  data arrival time                                                                    0.7891

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0182


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6670 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7120 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7120 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7120 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7523 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7523 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7524 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7890 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7890 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7890 r
  data arrival time                                                                    0.7890

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0183


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U210/IN1 (NAND2X0)                                    0.0424    0.0006 *   0.6840 f
  GCDdpath0/U210/QN (NAND2X0)                                     0.0628    0.0340     0.7180 r
  GCDdpath0/n300 (net)                          1       2.6993              0.0000     0.7180 r
  GCDdpath0/U306/IN3 (NAND3X0)                                    0.0628    0.0000 *   0.7180 r
  GCDdpath0/U306/QN (NAND3X0)                                     0.0541    0.0343     0.7523 f
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.7523 f
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0541    0.0000 *   0.7523 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0363     0.7887 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7887 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7887 r
  data arrival time                                                                    0.7887

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0187


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6666 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7116 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7116 r
  GCDdpath0/U125/IN1 (NAND2X0)                                    0.0848    0.0000 *   0.7116 r
  GCDdpath0/U125/QN (NAND2X0)                                     0.0582    0.0403     0.7519 f
  GCDdpath0/n223 (net)                          1       2.0294              0.0000     0.7519 f
  GCDdpath0/U124/IN2 (NAND2X0)                                    0.0582    0.0000 *   0.7519 f
  GCDdpath0/U124/QN (NAND2X0)                                     0.0546    0.0367     0.7886 r
  GCDdpath0/A_next[11] (net)                    1       1.6187              0.0000     0.7886 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0546    0.0000 *   0.7886 r
  data arrival time                                                                    0.7886

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0927     0.8073
  data required time                                                                   0.8073
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8073
  data arrival time                                                                   -0.7886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0187


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6670 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7120 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7120 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7121 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7521 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7521 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7521 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7886 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7886 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7886 r
  data arrival time                                                                    0.7886

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7886
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0189


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6666 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7116 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7116 r
  GCDdpath0/U115/IN1 (NAND2X0)                                    0.0848    0.0001 *   0.7117 r
  GCDdpath0/U115/QN (NAND2X0)                                     0.0579    0.0401     0.7517 f
  GCDdpath0/n275 (net)                          1       1.9820              0.0000     0.7517 f
  GCDdpath0/U114/IN2 (NAND2X0)                                    0.0579    0.0000 *   0.7517 f
  GCDdpath0/U114/QN (NAND2X0)                                     0.0542    0.0364     0.7881 r
  GCDdpath0/A_next[14] (net)                    1       1.5796              0.0000     0.7881 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0542    0.0000 *   0.7881 r
  data arrival time                                                                    0.7881

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0925     0.8075
  data required time                                                                   0.8075
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8075
  data arrival time                                                                   -0.7881
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0193


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6767 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7217 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7217 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7218 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7545 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7545 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7545 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7866 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7866 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7866 r
  data arrival time                                                                    0.7866

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7866
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0208


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6482 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U210/IN1 (NAND2X0)                                    0.0424    0.0006 *   0.6807 f
  GCDdpath0/U210/QN (NAND2X0)                                     0.0628    0.0340     0.7147 r
  GCDdpath0/n300 (net)                          1       2.6993              0.0000     0.7147 r
  GCDdpath0/U306/IN3 (NAND3X0)                                    0.0628    0.0000 *   0.7147 r
  GCDdpath0/U306/QN (NAND3X0)                                     0.0541    0.0343     0.7490 f
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.7490 f
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0541    0.0000 *   0.7490 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0363     0.7854 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7854 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7854 r
  data arrival time                                                                    0.7854

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6752 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7202 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7202 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7203 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7531 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7531 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7531 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7851 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7851 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7852 r
  data arrival time                                                                    0.7852

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0222


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U210/IN1 (NAND2X0)                                    0.0424    0.0006 *   0.6796 f
  GCDdpath0/U210/QN (NAND2X0)                                     0.0628    0.0340     0.7136 r
  GCDdpath0/n300 (net)                          1       2.6993              0.0000     0.7136 r
  GCDdpath0/U306/IN3 (NAND3X0)                                    0.0628    0.0000 *   0.7136 r
  GCDdpath0/U306/QN (NAND3X0)                                     0.0541    0.0343     0.7480 f
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.7480 f
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0541    0.0000 *   0.7480 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0363     0.7843 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7843 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7843 r
  data arrival time                                                                    0.7843

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0231


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U87/IN2 (NOR2X2)                                      0.0424    0.0002 *   0.6737 f
  GCDdpath0/U87/QN (NOR2X2)                                       0.0848    0.0450     0.7187 r
  GCDdpath0/n298 (net)                          7      16.8689              0.0000     0.7187 r
  GCDdpath0/U304/IN1 (NAND3X0)                                    0.0848    0.0001 *   0.7188 r
  GCDdpath0/U304/QN (NAND3X0)                                     0.0526    0.0328     0.7515 f
  GCDdpath0/n304 (net)                          1       1.8836              0.0000     0.7515 f
  GCDdpath0/U127/IN1 (NAND2X0)                                    0.0526    0.0000 *   0.7516 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0320     0.7836 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7836 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7836 r
  data arrival time                                                                    0.7836

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0238


  Startpoint: GCDdpath0/A_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_14_/Q (DFFARX1)                             0.0627    0.2072     0.2072 f
  GCDdpath0/result_bits_data[14] (net)          3      13.4264              0.0000     0.2072 f
  GCDdpath0/U84/IN2 (NOR2X2)                                      0.0627    0.0000 *   0.2072 f
  GCDdpath0/U84/QN (NOR2X2)                                       0.0581    0.0338     0.2410 r
  GCDdpath0/n280 (net)                          3       7.7543              0.0000     0.2410 r
  GCDdpath0/U83/INP (INVX0)                                       0.0581    0.0000 *   0.2410 r
  GCDdpath0/U83/ZN (INVX0)                                        0.0460    0.0349     0.2759 f
  GCDdpath0/n277 (net)                          2       4.9543              0.0000     0.2759 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0460    0.0000 *   0.2759 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0778    0.0366     0.3125 r
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3125 r
  GCDdpath0/U12/IN2 (NOR4X0)                                      0.0778    0.0001 *   0.3126 r
  GCDdpath0/U12/QN (NOR4X0)                                       0.0948    0.0616     0.3742 f
  GCDdpath0/n9 (net)                            1       3.8309              0.0000     0.3742 f
  GCDdpath0/U14/IN2 (NAND3X0)                                     0.0948    0.0000 *   0.3743 f
  GCDdpath0/U14/QN (NAND3X0)                                      0.0770    0.0523     0.4266 r
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4266 r
  GCDdpath0/U93/INP (INVX1)                                       0.0770    0.0000 *   0.4266 r
  GCDdpath0/U93/ZN (INVX1)                                        0.0435    0.0315     0.4582 f
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4582 f
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0435    0.0001 *   0.4583 f
  GCDdpath0/U91/QN (NOR2X2)                                       0.0641    0.0335     0.4918 r
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4918 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4918 r
  A_lt_B (net)                                         11.8572              0.0000     0.4918 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4918 r
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4918 r
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0641    0.0000 *   0.4918 r
  GCDctrl0/U5/QN (NAND2X0)                                        0.0648    0.0455     0.5373 f
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5373 f
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5373 f
  n1 (net)                                              3.6483              0.0000     0.5373 f
  U3/INP (NBUFFX8)                                                0.0648    0.0000 *   0.5373 f
  U3/Z (NBUFFX8)                                                  0.0549    0.0933     0.6306 f
  n2 (net)                                      9      79.3858              0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6306 f
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6306 f
  GCDdpath0/U313/INP (INVX16)                                     0.0549    0.0004 *   0.6310 f
  GCDdpath0/U313/ZN (INVX16)                                      0.0483    0.0302     0.6612 r
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6612 r
  GCDdpath0/U305/IN1 (OR2X1)                                      0.0483    0.0004 *   0.6616 r
  GCDdpath0/U305/Q (OR2X1)                                        0.0349    0.0544     0.7160 r
  GCDdpath0/n302 (net)                          1       4.4601              0.0000     0.7160 r
  GCDdpath0/U306/IN1 (NAND3X0)                                    0.0349    0.0001 *   0.7161 r
  GCDdpath0/U306/QN (NAND3X0)                                     0.0541    0.0297     0.7458 f
  GCDdpath0/n303 (net)                          1       3.1538              0.0000     0.7458 f
  GCDdpath0/U127/IN2 (NAND2X0)                                    0.0541    0.0000 *   0.7458 f
  GCDdpath0/U127/QN (NAND2X0)                                     0.0544    0.0363     0.7822 r
  GCDdpath0/A_next[15] (net)                    1       1.7544              0.0000     0.7822 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0544    0.0000 *   0.7822 r
  data arrival time                                                                    0.7822

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0926     0.8074
  data required time                                                                   0.8074
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8074
  data arrival time                                                                   -0.7822
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0252


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6841 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7592 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7592 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7592 r
  data arrival time                                                                    0.7592

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7592
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0533


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6512 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6512 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6514 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6999 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6999 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6999 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7539 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7539 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7539 f
  A_en (net)                                            2.0534              0.0000     0.7539 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7539 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7539 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7539 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7539 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7539 f
  data arrival time                                                                    0.7539

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7539
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0548


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6850 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7579 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7579 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7580 r
  data arrival time                                                                    0.7580

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7580
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6808 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7559 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7559 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7559 r
  data arrival time                                                                    0.7559

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7559
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0566


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6797 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7548 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7548 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7549 r
  data arrival time                                                                    0.7549

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7549
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0576


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6479 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6479 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6481 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6966 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6966 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6966 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7506 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7506 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7506 f
  A_en (net)                                            2.0534              0.0000     0.7506 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7506 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7506 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7506 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7506 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7506 f
  data arrival time                                                                    0.7506

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7506
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0581


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6845 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7561 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7561 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7561 r
  data arrival time                                                                    0.7561

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7561
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0583


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6850 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7562 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7562 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7563 r
  data arrival time                                                                    0.7563

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7563
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0585


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6848 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7561 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7561 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7562 r
  data arrival time                                                                    0.7562

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7562
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0585


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6468 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6468 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6470 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6956 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6956 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6956 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7496 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7496 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7496 f
  A_en (net)                                            2.0534              0.0000     0.7496 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7496 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7496 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7496 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7496 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7496 f
  data arrival time                                                                    0.7496

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7496
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6817 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7546 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7546 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7547 r
  data arrival time                                                                    0.7547

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7547
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6848 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7554 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7554 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7554 r
  data arrival time                                                                    0.7554

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0596


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6852 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7556 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7556 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7556 r
  data arrival time                                                                    0.7556

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7556
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0597


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6849 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7552 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7552 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7552 r
  data arrival time                                                                    0.7552

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7552
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0601


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6772 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7523 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7523 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7523 r
  data arrival time                                                                    0.7523

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7523
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0602


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6807 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7536 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7536 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7536 r
  data arrival time                                                                    0.7536

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0602


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6856 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7550 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7550 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7551 r
  data arrival time                                                                    0.7551

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7551
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0607


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6854 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7546 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7546 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7546 r
  data arrival time                                                                    0.7546

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0613


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6757 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7508 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7508 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7509 r
  data arrival time                                                                    0.7509

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0616


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6812 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7528 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7528 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7528 r
  data arrival time                                                                    0.7528

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7528
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0616


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6442 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6442 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6445 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6930 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6930 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6930 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7470 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7470 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7470 f
  A_en (net)                                            2.0534              0.0000     0.7470 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7470 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7470 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7470 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7470 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7470 f
  data arrival time                                                                    0.7470

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7470
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6817 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7530 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7530 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7530 r
  data arrival time                                                                    0.7530

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7530
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0618


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6815 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7528 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7528 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7529 r
  data arrival time                                                                    0.7529

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7529
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0618


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6845 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7539 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7539 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7539 r
  data arrival time                                                                    0.7539

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7539
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0619


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6843 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7538 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7538 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7538 r
  data arrival time                                                                    0.7538

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7538
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0619


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6850 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7537 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7537 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7537 r
  data arrival time                                                                    0.7537

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7537
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0622


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6848 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7538 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7538 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7538 r
  data arrival time                                                                    0.7538

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7538
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0622


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6846 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7537 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7537 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7537 r
  data arrival time                                                                    0.7537

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7537
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0623


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6512 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6512 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6515 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6834 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6834 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6838 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7532 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7532 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7532 r
  data arrival time                                                                    0.7532

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7532
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0626


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6802 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7518 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7518 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7518 r
  data arrival time                                                                    0.7518

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7518
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0627


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6781 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7510 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7510 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7511 r
  data arrival time                                                                    0.7511

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7511
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0627


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6807 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7519 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7519 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7519 r
  data arrival time                                                                    0.7519

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0628


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6805 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7518 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7518 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7518 r
  data arrival time                                                                    0.7518

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7518
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0629


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6815 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7521 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7521 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7522 r
  data arrival time                                                                    0.7522

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7522
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0629


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6820 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7523 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7523 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7523 r
  data arrival time                                                                    0.7523

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7523
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0630


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6428 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6428 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6430 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6916 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6916 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6916 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7456 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7456 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7456 f
  A_en (net)                                            2.0534              0.0000     0.7456 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7456 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7456 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7456 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7456 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7456 f
  data arrival time                                                                    0.7456

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7456
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0631


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6742 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7493 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7493 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7493 r
  data arrival time                                                                    0.7493

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7493
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0632


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6816 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7519 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7519 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7519 r
  data arrival time                                                                    0.7519

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0634


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6823 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7517 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7517 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7518 r
  data arrival time                                                                    0.7518

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7518
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6804 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7511 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7511 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7511 r
  data arrival time                                                                    0.7511

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7511
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6809 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7512 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7512 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7512 r
  data arrival time                                                                    0.7512

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7512
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6767 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7496 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7496 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7496 r
  data arrival time                                                                    0.7496

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7496
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0642


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6806 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7508 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7508 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7508 r
  data arrival time                                                                    0.7508

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7508
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0645


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6821 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7513 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7513 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7513 r
  data arrival time                                                                    0.7513

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7513
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0646


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6413 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6413 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6415 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6900 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6900 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6900 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7440 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7440 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7440 f
  A_en (net)                                            2.0534              0.0000     0.7440 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7440 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7440 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7440 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7440 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7440 f
  data arrival time                                                                    0.7440

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7440
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0647


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6725 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7476 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7476 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7477 r
  data arrival time                                                                    0.7477

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7477
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0648


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6812 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7507 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7507 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7507 r
  data arrival time                                                                    0.7507

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0650


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6812 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7506 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7506 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7506 r
  data arrival time                                                                    0.7506

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7506
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6810 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7505 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7505 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7505 r
  data arrival time                                                                    0.7505

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7505
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6776 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7492 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7492 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7492 r
  data arrival time                                                                    0.7492

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7492
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6781 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7493 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7493 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7494 r
  data arrival time                                                                    0.7494

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0654


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6779 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7492 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7492 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7493 r
  data arrival time                                                                    0.7493

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7493
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0654


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6817 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7504 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7504 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7504 r
  data arrival time                                                                    0.7504

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7504
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6482 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6815 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7505 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7505 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7505 r
  data arrival time                                                                    0.7505

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7505
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6813 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7504 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7504 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7504 r
  data arrival time                                                                    0.7504

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7504
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0656


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6811 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7502 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7502 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7502 r
  data arrival time                                                                    0.7502

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7502
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0657


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6751 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7480 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7480 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7481 r
  data arrival time                                                                    0.7481

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7481
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0657


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6479 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6479 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6483 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6801 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6801 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6805 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7499 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7499 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7499 r
  data arrival time                                                                    0.7499

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6802 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7495 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7495 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7495 r
  data arrival time                                                                    0.7495

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7495
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6800 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7495 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7495 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7495 r
  data arrival time                                                                    0.7495

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7495
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6396 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6396 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6398 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6884 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6884 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6884 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7424 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7424 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7424 f
  A_en (net)                                            2.0534              0.0000     0.7424 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7424 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7424 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7424 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7424 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7424 f
  data arrival time                                                                    0.7424

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7424
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6807 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7494 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7494 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7494 r
  data arrival time                                                                    0.7494

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6779 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7485 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7485 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7485 r
  data arrival time                                                                    0.7485

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7485
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6805 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7495 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7495 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7495 r
  data arrival time                                                                    0.7495

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7495
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6783 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7487 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7487 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7487 r
  data arrival time                                                                    0.7487

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7487
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6803 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7493 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7493 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7493 r
  data arrival time                                                                    0.7493

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7493
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6762 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7478 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7478 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7478 r
  data arrival time                                                                    0.7478

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7478
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6767 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7479 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7479 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7479 r
  data arrival time                                                                    0.7479

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7479
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0668


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6765 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7478 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7478 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7478 r
  data arrival time                                                                    0.7478

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7478
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6468 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6468 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6472 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6790 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6790 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6794 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7489 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7489 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7489 r
  data arrival time                                                                    0.7489

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7489
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6780 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7483 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7483 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7483 r
  data arrival time                                                                    0.7483

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7483
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0670


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6700 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7451 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7451 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7452 r
  data arrival time                                                                    0.7452

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7452
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0673


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6735 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7464 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7464 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7464 r
  data arrival time                                                                    0.7464

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0674


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6787 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7481 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7481 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7481 r
  data arrival time                                                                    0.7481

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7481
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0676


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6764 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7471 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7471 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7471 r
  data arrival time                                                                    0.7471

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7471
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0680


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6769 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7472 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7472 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7473 r
  data arrival time                                                                    0.7473

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7473
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0680


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6785 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7477 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7477 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7477 r
  data arrival time                                                                    0.7477

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7477
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0682


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6746 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7462 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7462 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7462 r
  data arrival time                                                                    0.7462

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7462
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0682


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6751 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7463 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7463 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7464 r
  data arrival time                                                                    0.7464

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7464
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0684


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6749 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7462 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7462 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7463 r
  data arrival time                                                                    0.7463

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7463
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0684


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6766 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7468 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7468 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7468 r
  data arrival time                                                                    0.7468

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7468
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0685


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6371 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6371 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6373 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6859 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6859 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6859 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7399 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7399 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7399 f
  A_en (net)                                            2.0534              0.0000     0.7399 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7399 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7399 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7399 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7399 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7399 f
  data arrival time                                                                    0.7399

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7399
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0688


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6776 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7470 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7470 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7470 r
  data arrival time                                                                    0.7470

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7470
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0688


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6774 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7469 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7469 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7469 r
  data arrival time                                                                    0.7469

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7469
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0688


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6772 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7467 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7467 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7467 r
  data arrival time                                                                    0.7467

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7467
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0690


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6781 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7468 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7468 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7468 r
  data arrival time                                                                    0.7468

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7468
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6779 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7469 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7469 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7469 r
  data arrival time                                                                    0.7469

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7469
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4035 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4035 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6777 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7468 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7468 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7468 r
  data arrival time                                                                    0.7468

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7468
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0692


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6442 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6442 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6446 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6765 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6765 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6769 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7463 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7463 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7463 r
  data arrival time                                                                    0.7463

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7463
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6749 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7455 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7455 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7455 r
  data arrival time                                                                    0.7455

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7455
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6753 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7457 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7457 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7457 r
  data arrival time                                                                    0.7457

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7457
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0696


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6771 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7462 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7462 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7462 r
  data arrival time                                                                    0.7462

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7462
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0697


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6675 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7426 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7426 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7427 r
  data arrival time                                                                    0.7427

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7427
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0698


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6710 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7439 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7439 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7439 r
  data arrival time                                                                    0.7439

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7439
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0699


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6730 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7446 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7446 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7446 r
  data arrival time                                                                    0.7446

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0699


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6735 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7447 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7447 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7447 r
  data arrival time                                                                    0.7447

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7447
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6750 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7453 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7453 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7453 r
  data arrival time                                                                    0.7453

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6733 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7446 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7446 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7446 r
  data arrival time                                                                    0.7446

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0701


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4345 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4345 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6762 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7456 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7456 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7456 r
  data arrival time                                                                    0.7456

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7456
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6760 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7455 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7455 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7455 r
  data arrival time                                                                    0.7455

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7455
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0703


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0424    0.0007 *   0.6671 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0416    0.0751     0.7422 r
  GCDdpath0/B_next[12] (net)                    1       4.7915              0.0000     0.7422 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0416    0.0001 *   0.7422 r
  data arrival time                                                                    0.7422

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0875     0.8125
  data required time                                                                   0.8125
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8125
  data arrival time                                                                   -0.7422
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0703


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6767 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7454 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7454 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7454 r
  data arrival time                                                                    0.7454

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7454
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0705


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6765 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7455 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7455 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7455 r
  data arrival time                                                                    0.7455

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7455
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0706


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6757 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7451 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7451 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7452 r
  data arrival time                                                                    0.7452

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7452
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0706


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6763 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7453 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7453 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7453 r
  data arrival time                                                                    0.7453

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0706


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6428 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6428 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6432 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6750 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6750 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6755 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7449 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7449 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7449 r
  data arrival time                                                                    0.7449

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7449
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0709


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6732 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7439 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7439 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7439 r
  data arrival time                                                                    0.7439

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7439
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6737 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7440 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7440 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7441 r
  data arrival time                                                                    0.7441

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7441
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6755 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7447 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7447 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7447 r
  data arrival time                                                                    0.7447

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7447
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6346 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6346 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6348 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6833 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6833 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6833 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7373 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7373 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7373 f
  A_en (net)                                            2.0534              0.0000     0.7373 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7373 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7373 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7373 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7373 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7374 f
  data arrival time                                                                    0.7374

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7374
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0713


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6734 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7436 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7436 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7436 r
  data arrival time                                                                    0.7436

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7436
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0717


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6341 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6341 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6344 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6829 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6829 f
  GCDctrl0/U25/IN1 (OR2X1)                                        0.0707    0.0000 *   0.6829 f
  GCDctrl0/U25/Q (OR2X1)                                          0.0266    0.0540     0.7369 f
  GCDctrl0/A_en (net)                           1       2.0534              0.0000     0.7369 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7369 f
  A_en (net)                                            2.0534              0.0000     0.7369 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7369 f
  GCDdpath0/A_en (net)                                  2.0534              0.0000     0.7369 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7369 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 2.0534              0.0000     0.7369 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0266    0.0000 *   0.7369 f
  data arrival time                                                                    0.7369

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0913     0.8087
  data required time                                                                   0.8087
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8087
  data arrival time                                                                   -0.7369
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6746 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7440 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7440 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7440 r
  data arrival time                                                                    0.7440

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7440
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6744 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7439 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7439 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7439 r
  data arrival time                                                                    0.7439

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7439
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6751 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7438 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7438 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7438 r
  data arrival time                                                                    0.7438

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7438
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0721


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6749 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7439 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7439 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7439 r
  data arrival time                                                                    0.7439

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7439
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0721


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6747 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7438 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7438 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7438 r
  data arrival time                                                                    0.7438

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7438
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0722


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6740 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7435 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7435 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7435 r
  data arrival time                                                                    0.7435

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7435
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0722


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6705 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7421 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7421 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7421 r
  data arrival time                                                                    0.7421

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7421
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6684 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7413 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7413 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7414 r
  data arrival time                                                                    0.7414

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7414
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6413 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6413 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6416 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6735 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6735 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6739 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7433 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7433 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7433 r
  data arrival time                                                                    0.7433

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7433
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0725


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6710 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7422 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7422 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7422 r
  data arrival time                                                                    0.7422

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7422
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0725


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6708 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7421 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7421 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7421 r
  data arrival time                                                                    0.7421

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7421
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0424    0.0017 *   0.6680 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0384    0.0729     0.7409 r
  GCDdpath0/B_next[3] (net)                     1       3.6304              0.0000     0.7409 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0384    0.0000 *   0.7410 r
  data arrival time                                                                    0.7410

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0728


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6739 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7430 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7430 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7430 r
  data arrival time                                                                    0.7430

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0729


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6730 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7424 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7424 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7424 r
  data arrival time                                                                    0.7424

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7424
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6728 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7423 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7423 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7423 r
  data arrival time                                                                    0.7423

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7423
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0735


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6707 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7414 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7414 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7414 r
  data arrival time                                                                    0.7414

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7414
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6735 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7422 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7422 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7422 r
  data arrival time                                                                    0.7422

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7422
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6712 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7415 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7415 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7416 r
  data arrival time                                                                    0.7416

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7416
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6733 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7423 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7423 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7423 r
  data arrival time                                                                    0.7423

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7423
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6731 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7421 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7421 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7421 r
  data arrival time                                                                    0.7421

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7421
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6396 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6396 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6400 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6718 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6718 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6723 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7417 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7417 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7417 r
  data arrival time                                                                    0.7417

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7417
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0741


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6709 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7411 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7411 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7411 r
  data arrival time                                                                    0.7411

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0742


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6715 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7410 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7410 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7410 r
  data arrival time                                                                    0.7410

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0747


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6680 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7395 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7395 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7396 r
  data arrival time                                                                    0.7396

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7396
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0749


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6684 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7397 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7397 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7397 r
  data arrival time                                                                    0.7397

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7397
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0750


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6682 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7396 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7396 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7396 r
  data arrival time                                                                    0.7396

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7396
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0751


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U294/S (MUX21X1)                                      0.0424    0.0012 *   0.6675 f
  GCDdpath0/U294/Q (MUX21X1)                                      0.0367    0.0716     0.7391 r
  GCDdpath0/B_next[14] (net)                    1       3.0037              0.0000     0.7391 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0367    0.0000 *   0.7391 r
  data arrival time                                                                    0.7391

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0855     0.8145
  data required time                                                                   0.8145
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8145
  data arrival time                                                                   -0.7391
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0753


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6714 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7405 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7405 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7405 r
  data arrival time                                                                    0.7405

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7405
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0754


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U270/S (MUX21X1)                                      0.0424    0.0016 *   0.6680 f
  GCDdpath0/U270/Q (MUX21X1)                                      0.0361    0.0712     0.7392 r
  GCDdpath0/B_next[8] (net)                     1       2.8526              0.0000     0.7392 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0361    0.0000 *   0.7393 r
  data arrival time                                                                    0.7393

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7393
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0755


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U259/S (MUX21X1)                                      0.0424    0.0015 *   0.6678 f
  GCDdpath0/U259/Q (MUX21X1)                                      0.0362    0.0713     0.7391 r
  GCDdpath0/B_next[5] (net)                     1       2.8861              0.0000     0.7391 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0362    0.0000 *   0.7392 r
  data arrival time                                                                    0.7392

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0853     0.8147
  data required time                                                                   0.8147
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8147
  data arrival time                                                                   -0.7392
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0755


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6705 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7399 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7399 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7399 r
  data arrival time                                                                    0.7399

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7399
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0759


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6703 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7398 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7398 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7398 r
  data arrival time                                                                    0.7398

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7398
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0760


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6682 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7389 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7389 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7389 r
  data arrival time                                                                    0.7389

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7389
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0762


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6710 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7397 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7397 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7397 r
  data arrival time                                                                    0.7397

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7397
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0762


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6708 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7398 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7398 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7398 r
  data arrival time                                                                    0.7398

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7398
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0763


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6687 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7390 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7390 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7390 r
  data arrival time                                                                    0.7390

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7390
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0763


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6706 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7396 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7396 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7396 r
  data arrival time                                                                    0.7396

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7396
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0764


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6371 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6371 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6375 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6693 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6693 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6698 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7392 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7392 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7392 r
  data arrival time                                                                    0.7392

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7392
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0766


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U245/S (MUX21X1)                                      0.0424    0.0014 *   0.6678 f
  GCDdpath0/U245/Q (MUX21X1)                                      0.0352    0.0707     0.7384 r
  GCDdpath0/B_next[0] (net)                     1       2.5809              0.0000     0.7384 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0352    0.0000 *   0.7384 r
  data arrival time                                                                    0.7384

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0849     0.8151
  data required time                                                                   0.8151
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8151
  data arrival time                                                                   -0.7384
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0766


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0424    0.0019 *   0.6682 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0347    0.0703     0.7386 r
  GCDdpath0/B_next[4] (net)                     1       2.4262              0.0000     0.7386 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0347    0.0000 *   0.7386 r
  data arrival time                                                                    0.7386

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7386
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0767


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6683 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7386 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7386 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7386 r
  data arrival time                                                                    0.7386

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7386
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0767


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U273/S (MUX21X1)                                      0.0424    0.0016 *   0.6679 f
  GCDdpath0/U273/Q (MUX21X1)                                      0.0346    0.0702     0.7382 r
  GCDdpath0/B_next[9] (net)                     1       2.3845              0.0000     0.7382 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0346    0.0000 *   0.7382 r
  data arrival time                                                                    0.7382

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7382
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0771


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6690 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7385 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7385 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7385 r
  data arrival time                                                                    0.7385

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7385
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0773


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U262/S (MUX21X1)                                      0.0424    0.0022 *   0.6686 f
  GCDdpath0/U262/Q (MUX21X1)                                      0.0336    0.0695     0.7380 r
  GCDdpath0/B_next[6] (net)                     1       2.0209              0.0000     0.7380 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0336    0.0000 *   0.7380 r
  data arrival time                                                                    0.7380

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0843     0.8157
  data required time                                                                   0.8157
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8157
  data arrival time                                                                   -0.7380
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0777


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6688 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7380 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7380 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7380 r
  data arrival time                                                                    0.7380

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7380
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0779


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U248/S (MUX21X1)                                      0.0424    0.0020 *   0.6684 f
  GCDdpath0/U248/Q (MUX21X1)                                      0.0331    0.0692     0.7376 r
  GCDdpath0/B_next[1] (net)                     1       1.8795              0.0000     0.7376 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0331    0.0000 *   0.7376 r
  data arrival time                                                                    0.7376

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0783


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6680 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7373 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7373 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7373 r
  data arrival time                                                                    0.7373

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7373
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0785


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6678 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7372 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7372 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7373 r
  data arrival time                                                                    0.7373

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7373
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0785


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6684 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7371 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7371 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7371 r
  data arrival time                                                                    0.7371

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7371
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0788


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6683 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7372 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7372 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7372 r
  data arrival time                                                                    0.7372

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7372
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0788


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6680 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7371 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7371 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7371 r
  data arrival time                                                                    0.7371

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7371
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0789


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U277/S (MUX21X1)                                      0.0424    0.0012 *   0.6675 f
  GCDdpath0/U277/Q (MUX21X1)                                      0.0334    0.0694     0.7369 r
  GCDdpath0/B_next[10] (net)                    1       1.9658              0.0000     0.7369 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0334    0.0000 *   0.7369 r
  data arrival time                                                                    0.7369

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7369
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0789


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U265/S (MUX21X1)                                      0.0424    0.0010 *   0.6673 f
  GCDdpath0/U265/Q (MUX21X1)                                      0.0335    0.0695     0.7368 r
  GCDdpath0/B_next[7] (net)                     1       2.0282              0.0000     0.7368 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0335    0.0000 *   0.7368 r
  data arrival time                                                                    0.7368

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7368
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0789


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6346 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6346 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6350 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6668 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6668 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6672 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7366 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7366 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7366 r
  data arrival time                                                                    0.7366

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0791


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U251/S (MUX21X1)                                      0.0424    0.0017 *   0.6680 f
  GCDdpath0/U251/Q (MUX21X1)                                      0.0331    0.0687     0.7367 r
  GCDdpath0/B_next[2] (net)                     1       1.6561              0.0000     0.7367 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0331    0.0000 *   0.7367 r
  data arrival time                                                                    0.7367

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0841     0.8159
  data required time                                                                   0.8159
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8159
  data arrival time                                                                   -0.7367
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0792


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U300/S (MUX21X1)                                      0.0424    0.0015 *   0.6678 f
  GCDdpath0/U300/Q (MUX21X1)                                      0.0328    0.0690     0.7368 r
  GCDdpath0/B_next[15] (net)                    1       1.7855              0.0000     0.7368 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0328    0.0000 *   0.7368 r
  data arrival time                                                                    0.7368

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7368
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0792


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0424    0.0012 *   0.6676 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0329    0.0691     0.7367 r
  GCDdpath0/B_next[13] (net)                    1       1.8227              0.0000     0.7367 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0329    0.0000 *   0.7367 r
  data arrival time                                                                    0.7367

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0840     0.8160
  data required time                                                                   0.8160
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8160
  data arrival time                                                                   -0.7367
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0793


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                          0.0000     0.6341 r
  GCDdpath0/A_mux_sel_0__BAR (net)                     79.3858              0.0000     0.6341 r
  GCDdpath0/U313/INP (INVX16)                                     0.0605    0.0004 *   0.6345 r
  GCDdpath0/U313/ZN (INVX16)                                      0.0424    0.0318     0.6664 f
  GCDdpath0/n319 (net)                         51     154.0266              0.0000     0.6664 f
  GCDdpath0/U281/S (MUX21X1)                                      0.0424    0.0004 *   0.6668 f
  GCDdpath0/U281/Q (MUX21X1)                                      0.0334    0.0694     0.7362 r
  GCDdpath0/B_next[11] (net)                    1       1.9965              0.0000     0.7362 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0334    0.0000 *   0.7362 r
  data arrival time                                                                    0.7362

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0842     0.8158
  data required time                                                                   0.8158
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8158
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0796


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5528 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5528 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5528 r
  n1 (net)                                              3.6483              0.0000     0.5528 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5528 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6512 r
  n2 (net)                                      9      79.3858              0.0000     0.6512 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6512 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6512 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6514 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6999 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6999 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6999 f
  B_en (net)                                            4.5490              0.0000     0.6999 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6999 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6999 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6999 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6999 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6999 f
  data arrival time                                                                    0.6999

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6999
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0993


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5495 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5495 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5495 r
  n1 (net)                                              3.6483              0.0000     0.5495 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5495 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6479 r
  n2 (net)                                      9      79.3858              0.0000     0.6479 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6479 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6479 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6481 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6966 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6966 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6966 f
  B_en (net)                                            4.5490              0.0000     0.6966 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6966 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6966 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6966 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6966 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6966 f
  data arrival time                                                                    0.6966

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1026


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5052 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5484 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5484 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5484 r
  n1 (net)                                              3.6483              0.0000     0.5484 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5484 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6468 r
  n2 (net)                                      9      79.3858              0.0000     0.6468 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6468 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6468 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6470 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6956 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6956 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6956 f
  B_en (net)                                            4.5490              0.0000     0.6956 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6956 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6956 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6956 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6956 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6956 f
  data arrival time                                                                    0.6956

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6956
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1037


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5458 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5458 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5458 r
  n1 (net)                                              3.6483              0.0000     0.5458 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5459 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6442 r
  n2 (net)                                      9      79.3858              0.0000     0.6442 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6442 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6442 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6445 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6930 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6930 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6930 f
  B_en (net)                                            4.5490              0.0000     0.6930 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6930 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6930 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6930 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6930 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6930 f
  data arrival time                                                                    0.6930

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1062


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5444 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5444 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5444 r
  n1 (net)                                              3.6483              0.0000     0.5444 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5444 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6428 r
  n2 (net)                                      9      79.3858              0.0000     0.6428 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6428 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6428 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6430 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6916 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6916 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6916 f
  B_en (net)                                            4.5490              0.0000     0.6916 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6916 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6916 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6916 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6916 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6916 f
  data arrival time                                                                    0.6916

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1076


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5429 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5429 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5429 r
  n1 (net)                                              3.6483              0.0000     0.5429 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5429 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6413 r
  n2 (net)                                      9      79.3858              0.0000     0.6413 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6413 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6413 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6415 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6900 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6900 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6900 f
  B_en (net)                                            4.5490              0.0000     0.6900 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6900 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6900 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6900 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6900 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6900 f
  data arrival time                                                                    0.6900

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6900
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1092


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5412 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5412 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5412 r
  n1 (net)                                              3.6483              0.0000     0.5412 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5412 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6396 r
  n2 (net)                                      9      79.3858              0.0000     0.6396 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6396 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6396 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6398 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6884 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6884 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6884 f
  B_en (net)                                            4.5490              0.0000     0.6884 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6884 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6884 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6884 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6884 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6884 f
  data arrival time                                                                    0.6884

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6884
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1108


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5387 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5387 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5387 r
  n1 (net)                                              3.6483              0.0000     0.5387 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5387 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6371 r
  n2 (net)                                      9      79.3858              0.0000     0.6371 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6371 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6371 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6373 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6859 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6859 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6859 f
  B_en (net)                                            4.5490              0.0000     0.6859 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6859 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6859 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6859 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6859 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6859 f
  data arrival time                                                                    0.6859

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6859
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1133


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5362 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5362 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5362 r
  n1 (net)                                              3.6483              0.0000     0.5362 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5362 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6346 r
  n2 (net)                                      9      79.3858              0.0000     0.6346 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6346 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6346 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6348 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6833 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6833 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6833 f
  B_en (net)                                            4.5490              0.0000     0.6833 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6833 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6833 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6833 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6833 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6833 f
  data arrival time                                                                    0.6833

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6833
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1159


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U5/IN1 (NAND2X0)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U5/QN (NAND2X0)                                        0.0698    0.0432     0.5357 r
  GCDctrl0/B_mux_sel_BAR (net)                  1       3.6483              0.0000     0.5357 r
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                   0.0000     0.5357 r
  n1 (net)                                              3.6483              0.0000     0.5357 r
  U3/INP (NBUFFX8)                                                0.0698    0.0000 *   0.5358 r
  U3/Z (NBUFFX8)                                                  0.0605    0.0984     0.6341 r
  n2 (net)                                      9      79.3858              0.0000     0.6341 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (gcdGCDUnitCtrl)                         0.0000     0.6341 r
  GCDctrl0/B_mux_sel_hfs_netlink_0 (net)               79.3858              0.0000     0.6341 r
  GCDctrl0/U10/IN1 (NAND2X0)                                      0.0605    0.0002 *   0.6344 r
  GCDctrl0/U10/QN (NAND2X0)                                       0.0707    0.0485     0.6829 f
  GCDctrl0/B_en (net)                           2       4.5490              0.0000     0.6829 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.6829 f
  B_en (net)                                            4.5490              0.0000     0.6829 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.6829 f
  GCDdpath0/B_en (net)                                  4.5490              0.0000     0.6829 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.6829 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 4.5490              0.0000     0.6829 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0707    0.0000 *   0.6829 f
  data arrival time                                                                    0.6829

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.1008     0.7992
  data required time                                                                   0.7992
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7992
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1163


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.5095 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5882 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5882 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5883 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6175 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6175 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6175 r
  data arrival time                                                                    0.6175

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.5062 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5849 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5849 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5850 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6142 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6142 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6142 r
  data arrival time                                                                    0.6142

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2183


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.5051 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5839 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5839 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5839 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6131 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6131 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6131 r
  data arrival time                                                                    0.6131

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2193


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U34/IN2 (NOR2X0)                                      0.0593    0.0002 *   0.2051 f
  GCDdpath0/U34/QN (NOR2X0)                                       0.0999    0.0560     0.2610 r
  GCDdpath0/n205 (net)                          3       8.3082              0.0000     0.2610 r
  GCDdpath0/U33/INP (INVX0)                                       0.0999    0.0000 *   0.2611 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0486    0.0338     0.2948 f
  GCDdpath0/n21 (net)                           1       3.1938              0.0000     0.2948 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0486    0.0000 *   0.2949 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0569    0.0266     0.3215 r
  GCDdpath0/n20 (net)                           1       3.2192              0.0000     0.3215 r
  GCDdpath0/U30/IN2 (NAND2X1)                                     0.0569    0.0000 *   0.3215 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3525 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3525 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3526 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3768 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3768 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3768 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4104 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4104 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4104 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4577 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4577 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4577 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5095 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5095 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5095 f
  A_lt_B (net)                                         11.8572              0.0000     0.5095 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5095 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5095 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.5095 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5423 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5423 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5424 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5717 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5717 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5717 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.6091 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.6091 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.6091 r
  data arrival time                                                                    0.6091

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2194


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.5026 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5813 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5813 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5814 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6106 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6106 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6106 r
  data arrival time                                                                    0.6106

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2219


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0733    0.2141     0.2141 f
  GCDdpath0/B_reg[0] (net)                      3      17.5574              0.0000     0.2141 f
  GCDdpath0/U78/IN2 (NAND2X2)                                     0.0733    0.0003 *   0.2144 f
  GCDdpath0/U78/QN (NAND2X2)                                      0.0490    0.0330     0.2473 r
  GCDdpath0/n82 (net)                           2       7.4707              0.0000     0.2473 r
  GCDdpath0/U76/INP (INVX1)                                       0.0490    0.0000 *   0.2474 r
  GCDdpath0/U76/ZN (INVX1)                                        0.0352    0.0270     0.2744 f
  GCDdpath0/n71 (net)                           2       7.1288              0.0000     0.2744 f
  GCDdpath0/U327/IN1 (NAND2X1)                                    0.0352    0.0000 *   0.2744 f
  GCDdpath0/U327/QN (NAND2X1)                                     0.0551    0.0239     0.2983 r
  GCDdpath0/n317 (net)                          1       2.9235              0.0000     0.2983 r
  GCDdpath0/U326/IN1 (NAND2X1)                                    0.0551    0.0000 *   0.2983 r
  GCDdpath0/U326/QN (NAND2X1)                                     0.0438    0.0310     0.3293 f
  GCDdpath0/n316 (net)                          1       3.8618              0.0000     0.3293 f
  GCDdpath0/U316/IN1 (NAND2X1)                                    0.0438    0.0000 *   0.3293 f
  GCDdpath0/U316/QN (NAND2X1)                                     0.0516    0.0329     0.3622 r
  GCDdpath0/n312 (net)                          1       6.3947              0.0000     0.3622 r
  GCDdpath0/U322/IN1 (NAND2X2)                                    0.0516    0.0000 *   0.3622 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0241     0.3864 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3864 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3864 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.4034 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4034 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4034 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4396 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4396 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4396 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4697 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4697 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4698 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5062 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5062 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5062 f
  A_lt_B (net)                                         11.8572              0.0000     0.5062 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5062 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5062 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.5062 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5390 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5390 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5391 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5684 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5684 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5684 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.6058 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.6058 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.6058 r
  data arrival time                                                                    0.6058

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2227


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.5012 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5799 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5799 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5799 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6091 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6091 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6091 r
  data arrival time                                                                    0.6091

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2233


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0546    0.2017     0.2017 f
  GCDdpath0/B_reg[6] (net)                      3      10.2815              0.0000     0.2017 f
  GCDdpath0/U8/IN2 (NOR2X1)                                       0.0546    0.0001 *   0.2018 f
  GCDdpath0/U8/QN (NOR2X1)                                        0.0974    0.0538     0.2556 r
  GCDdpath0/n175 (net)                          4      11.6511              0.0000     0.2556 r
  GCDdpath0/U7/INP (INVX0)                                        0.0974    0.0002 *   0.2557 r
  GCDdpath0/U7/ZN (INVX0)                                         0.0412    0.0276     0.2834 f
  GCDdpath0/n2 (net)                            1       1.8883              0.0000     0.2834 f
  GCDdpath0/U5/IN1 (NAND2X0)                                      0.0412    0.0000 *   0.2834 f
  GCDdpath0/U5/QN (NAND2X0)                                       0.0690    0.0337     0.3171 r
  GCDdpath0/n4 (net)                            1       2.6665              0.0000     0.3171 r
  GCDdpath0/U10/IN1 (NOR2X0)                                      0.0690    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X0)                                       0.0836    0.0566     0.3737 f
  GCDdpath0/n14 (net)                           1       8.1511              0.0000     0.3737 f
  GCDdpath0/U21/IN2 (NAND2X2)                                     0.0836    0.0001 *   0.3738 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0285     0.4024 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.4024 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.4024 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4385 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4385 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4386 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4686 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4686 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4687 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5051 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5051 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5051 f
  A_lt_B (net)                                         11.8572              0.0000     0.5051 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5051 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5051 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.5052 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5380 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5380 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5380 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5673 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5673 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5673 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.6047 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.6047 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.6048 r
  data arrival time                                                                    0.6048

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.6048
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2238


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.4996 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5783 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5783 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5784 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6076 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6076 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6076 r
  data arrival time                                                                    0.6076

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2249


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0508    0.1990     0.1990 f
  GCDdpath0/B_reg[13] (net)                     3       8.7946              0.0000     0.1990 f
  GCDdpath0/U3/IN2 (NAND2X1)                                      0.0508    0.0000 *   0.1990 f
  GCDdpath0/U3/QN (NAND2X1)                                       0.0533    0.0348     0.2338 r
  GCDdpath0/n6 (net)                            2       5.1511              0.0000     0.2338 r
  GCDdpath0/U2/INP (INVX0)                                        0.0533    0.0000 *   0.2338 r
  GCDdpath0/U2/ZN (INVX0)                                         0.0765    0.0537     0.2875 f
  GCDdpath0/n265 (net)                          4      11.7776              0.0000     0.2875 f
  GCDdpath0/U82/IN1 (NOR2X0)                                      0.0765    0.0001 *   0.2876 f
  GCDdpath0/U82/QN (NOR2X0)                                       0.1283    0.0703     0.3579 r
  GCDdpath0/n278 (net)                          4      11.5508              0.0000     0.3579 r
  GCDdpath0/U244/IN2 (NAND4X0)                                    0.1283    0.0001 *   0.3580 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0455     0.4034 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4034 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4035 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4508 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4508 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4508 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.5026 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5026 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5026 f
  A_lt_B (net)                                         11.8572              0.0000     0.5026 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5026 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5026 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.5026 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5354 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5354 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5355 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5648 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5648 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5648 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.6022 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.6022 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.6022 r
  data arrival time                                                                    0.6022

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2263


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.4980 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5767 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5767 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5767 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6059 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6059 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6059 r
  data arrival time                                                                    0.6059

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6059
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2265


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[3] (net)                      2      12.1064              0.0000     0.2049 f
  GCDdpath0/U325/IN1 (NOR2X2)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U325/QN (NOR2X2)                                      0.0617    0.0336     0.2387 r
  GCDdpath0/n109 (net)                          3      10.2448              0.0000     0.2387 r
  GCDdpath0/U324/INP (INVX1)                                      0.0617    0.0001 *   0.2388 r
  GCDdpath0/U324/ZN (INVX1)                                       0.0337    0.0249     0.2637 f
  GCDdpath0/n315 (net)                          2       5.0478              0.0000     0.2637 f
  GCDdpath0/U315/IN1 (NAND2X0)                                    0.0337    0.0000 *   0.2637 f
  GCDdpath0/U315/QN (NAND2X0)                                     0.0564    0.0287     0.2924 r
  GCDdpath0/n311 (net)                          1       1.7807              0.0000     0.2924 r
  GCDdpath0/U321/IN1 (AND2X1)                                     0.0564    0.0000 *   0.2924 r
  GCDdpath0/U321/Q (AND2X1)                                       0.0415    0.0650     0.3573 r
  GCDdpath0/n309 (net)                          1       6.1416              0.0000     0.3573 r
  GCDdpath0/U322/IN2 (NAND2X2)                                    0.0415    0.0000 *   0.3574 r
  GCDdpath0/U322/QN (NAND2X2)                                     0.0348    0.0240     0.3813 f
  GCDdpath0/n15 (net)                           1       6.2374              0.0000     0.3813 f
  GCDdpath0/U21/IN1 (NAND2X2)                                     0.0348    0.0000 *   0.3814 f
  GCDdpath0/U21/QN (NAND2X2)                                      0.0431    0.0170     0.3984 r
  GCDdpath0/n13 (net)                           1       3.1460              0.0000     0.3984 r
  GCDdpath0/U14/IN1 (NAND3X0)                                     0.0431    0.0000 *   0.3984 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0361     0.4346 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4346 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4346 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4647 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4647 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4648 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.5011 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.5011 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5011 f
  A_lt_B (net)                                         11.8572              0.0000     0.5011 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5011 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.5011 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.5012 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5340 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5340 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5340 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5633 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5633 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5633 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.6008 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.6008 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.6008 r
  data arrival time                                                                    0.6008

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2278


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.4955 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5742 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5742 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5742 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6034 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6034 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6034 r
  data arrival time                                                                    0.6034

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6034
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2290


  Startpoint: GCDdpath0/B_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_10_/Q (DFFARX1)                             0.0512    0.1993     0.1993 f
  GCDdpath0/B_reg[10] (net)                     3       8.9380              0.0000     0.1993 f
  GCDdpath0/U37/IN1 (NAND2X1)                                     0.0512    0.0000 *   0.1993 f
  GCDdpath0/U37/QN (NAND2X1)                                      0.0794    0.0447     0.2440 r
  GCDdpath0/n216 (net)                          3      11.4788              0.0000     0.2440 r
  GCDdpath0/U36/IN2 (NAND2X1)                                     0.0794    0.0001 *   0.2441 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0377     0.2818 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2818 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2818 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3115 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3115 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3116 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3426 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3426 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3427 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3669 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3669 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3669 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.4005 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.4005 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.4005 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4478 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4478 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4478 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4996 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4996 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4996 f
  A_lt_B (net)                                         11.8572              0.0000     0.4996 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4996 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4996 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.4996 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5324 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5324 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5325 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5618 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5618 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5618 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.5992 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.5992 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.5992 r
  data arrival time                                                                    0.5992

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.5992
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2293


  Startpoint: GCDdpath0/B_reg_reg_9_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_9_/Q (DFFARX1)                              0.0593    0.2049     0.2049 f
  GCDdpath0/B_reg[9] (net)                      3      12.1149              0.0000     0.2049 f
  GCDdpath0/U27/IN2 (NAND2X1)                                     0.0593    0.0002 *   0.2051 f
  GCDdpath0/U27/QN (NAND2X1)                                      0.0573    0.0376     0.2426 r
  GCDdpath0/n24 (net)                           2       5.5782              0.0000     0.2426 r
  GCDdpath0/U36/IN1 (NAND2X1)                                     0.0573    0.0000 *   0.2427 r
  GCDdpath0/U36/QN (NAND2X1)                                      0.0538    0.0375     0.2802 f
  GCDdpath0/n41 (net)                           2       6.3014              0.0000     0.2802 f
  GCDdpath0/U35/INP (INVX0)                                       0.0538    0.0000 *   0.2802 f
  GCDdpath0/U35/ZN (INVX0)                                        0.0471    0.0297     0.3099 r
  GCDdpath0/n23 (net)                           1       3.8646              0.0000     0.3099 r
  GCDdpath0/U30/IN1 (NAND2X1)                                     0.0471    0.0000 *   0.3099 r
  GCDdpath0/U30/QN (NAND2X1)                                      0.0441    0.0310     0.3410 f
  GCDdpath0/n45 (net)                           1       4.4542              0.0000     0.3410 f
  GCDdpath0/U146/IN1 (NAND2X1)                                    0.0441    0.0000 *   0.3410 f
  GCDdpath0/U146/QN (NAND2X1)                                     0.0478    0.0242     0.3652 r
  GCDdpath0/n47 (net)                           1       2.4455              0.0000     0.3652 r
  GCDdpath0/U244/IN1 (NAND4X0)                                    0.0478    0.0000 *   0.3652 r
  GCDdpath0/U244/QN (NAND4X0)                                     0.0732    0.0336     0.3988 f
  GCDdpath0/n57 (net)                           1       2.5577              0.0000     0.3988 f
  GCDdpath0/U141/IN1 (NAND3X0)                                    0.0732    0.0000 *   0.3988 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0474     0.4462 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4462 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4462 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4979 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4979 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4979 f
  A_lt_B (net)                                         11.8572              0.0000     0.4979 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4979 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4979 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.4980 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5308 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5308 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5308 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5601 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5601 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5601 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.5976 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.5976 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.5976 r
  data arrival time                                                                    0.5976

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.5976
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2310


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.4929 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5717 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5717 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5717 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6009 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6009 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6009 r
  data arrival time                                                                    0.6009

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2315


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U18/IN2 (OA21X1)                                       0.0656    0.0000 *   0.4925 f
  GCDctrl0/U18/Q (OA21X1)                                         0.0365    0.0787     0.5712 f
  GCDctrl0/n21 (net)                            1       3.4945              0.0000     0.5712 f
  GCDctrl0/U17/IN1 (NOR2X0)                                       0.0365    0.0000 *   0.5713 f
  GCDctrl0/U17/QN (NOR2X0)                                        0.0520    0.0292     0.6005 r
  GCDctrl0/n14 (net)                            1       2.4787              0.0000     0.6005 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0520    0.0000 *   0.6005 r
  data arrival time                                                                    0.6005

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0676     0.8324
  data required time                                                                   0.8324
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8324
  data arrival time                                                                   -0.6005
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2320


  Startpoint: GCDdpath0/B_reg_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_4_/Q (DFFARX1)                              0.0439    0.1939     0.1939 f
  GCDdpath0/B_reg[4] (net)                      2       6.1313              0.0000     0.1939 f
  GCDdpath0/U25/IN2 (NAND2X0)                                     0.0439    0.0000 *   0.1939 f
  GCDdpath0/U25/QN (NAND2X0)                                      0.1080    0.0618     0.2558 r
  GCDdpath0/n133 (net)                          4       8.9636              0.0000     0.2558 r
  GCDdpath0/U54/INP (INVX0)                                       0.1080    0.0000 *   0.2558 r
  GCDdpath0/U54/ZN (INVX0)                                        0.0442    0.0291     0.2849 f
  GCDdpath0/n36 (net)                           1       1.9966              0.0000     0.2849 f
  GCDdpath0/U149/IN1 (NAND2X0)                                    0.0442    0.0000 *   0.2849 f
  GCDdpath0/U149/QN (NAND2X0)                                     0.0683    0.0339     0.3188 r
  GCDdpath0/n39 (net)                           1       2.5752              0.0000     0.3188 r
  GCDdpath0/U17/IN1 (NAND3X0)                                     0.0683    0.0000 *   0.3188 r
  GCDdpath0/U17/QN (NAND3X0)                                      0.0645    0.0343     0.3531 f
  GCDdpath0/n8 (net)                            1       2.7899              0.0000     0.3531 f
  GCDdpath0/U15/IN1 (NAND3X0)                                     0.0645    0.0000 *   0.3531 f
  GCDdpath0/U15/QN (NAND3X0)                                      0.0670    0.0362     0.3894 r
  GCDdpath0/n7 (net)                            1       3.0869              0.0000     0.3894 r
  GCDdpath0/U14/IN3 (NAND3X0)                                     0.0670    0.0000 *   0.3894 r
  GCDdpath0/U14/QN (NAND3X0)                                      0.0709    0.0395     0.4288 f
  GCDdpath0/n40 (net)                           1       4.8699              0.0000     0.4288 f
  GCDdpath0/U93/INP (INVX1)                                       0.0709    0.0000 *   0.4289 f
  GCDdpath0/U93/ZN (INVX1)                                        0.0487    0.0301     0.4590 r
  GCDdpath0/n59 (net)                           1       7.4197              0.0000     0.4590 r
  GCDdpath0/U91/IN1 (NOR2X2)                                      0.0487    0.0001 *   0.4591 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0364     0.4954 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.8572              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4954 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.4955 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5283 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5283 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5283 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5576 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5576 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5576 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.5951 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.5951 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.5951 r
  data arrival time                                                                    0.5951

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.5951
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2335


  Startpoint: GCDdpath0/B_reg_reg_14_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_14_/Q (DFFARX1)                             0.0553    0.2022     0.2022 f
  GCDdpath0/B_reg[14] (net)                     2      10.5656              0.0000     0.2022 f
  GCDdpath0/U240/IN2 (NOR2X0)                                     0.0553    0.0002 *   0.2024 f
  GCDdpath0/U240/QN (NOR2X0)                                      0.1282    0.0698     0.2722 r
  GCDdpath0/n292 (net)                          4      12.3456              0.0000     0.2722 r
  GCDdpath0/U239/INP (INVX0)                                      0.1282    0.0001 *   0.2723 r
  GCDdpath0/U239/ZN (INVX0)                                       0.0492    0.0311     0.3033 f
  GCDdpath0/n49 (net)                           1       2.0210              0.0000     0.3033 f
  GCDdpath0/U144/IN1 (NAND2X0)                                    0.0492    0.0000 *   0.3033 f
  GCDdpath0/U144/QN (NAND2X0)                                     0.0616    0.0320     0.3354 r
  GCDdpath0/n50 (net)                           1       1.9015              0.0000     0.3354 r
  GCDdpath0/U143/IN1 (NAND2X0)                                    0.0616    0.0000 *   0.3354 r
  GCDdpath0/U143/QN (NAND2X0)                                     0.0811    0.0518     0.3871 f
  GCDdpath0/n56 (net)                           1       5.2511              0.0000     0.3871 f
  GCDdpath0/U141/IN2 (NAND3X0)                                    0.0811    0.0001 *   0.3872 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4412 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4412 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4412 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4929 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4929 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4929 f
  A_lt_B (net)                                         11.8572              0.0000     0.4929 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4929 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4929 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.4929 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5257 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5257 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5258 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5551 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5551 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5551 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.5925 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.5925 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.5925 r
  data arrival time                                                                    0.5925

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.5925
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2360


  Startpoint: GCDdpath0/B_reg_reg_15_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_15_/Q (DFFARX1)                             0.0517    0.1996     0.1996 f
  GCDdpath0/B_reg[15] (net)                     2       9.1415              0.0000     0.1996 f
  GCDdpath0/U151/IN2 (NAND2X0)                                    0.0517    0.0001 *   0.1998 f
  GCDdpath0/U151/QN (NAND2X0)                                     0.1088    0.0635     0.2633 r
  GCDdpath0/n286 (net)                          3       8.8769              0.0000     0.2633 r
  GCDdpath0/U18/IN2 (NAND2X1)                                     0.1088    0.0001 *   0.2634 r
  GCDdpath0/U18/QN (NAND2X1)                                      0.0656    0.0446     0.3079 f
  GCDdpath0/n46 (net)                           2       7.9017              0.0000     0.3079 f
  GCDdpath0/U92/INP (INVX0)                                       0.0656    0.0000 *   0.3080 f
  GCDdpath0/U92/ZN (INVX0)                                        0.0586    0.0367     0.3447 r
  GCDdpath0/n53 (net)                           2       5.3700              0.0000     0.3447 r
  GCDdpath0/U142/IN2 (NAND2X0)                                    0.0586    0.0000 *   0.3447 r
  GCDdpath0/U142/QN (NAND2X0)                                     0.0626    0.0420     0.3867 f
  GCDdpath0/n55 (net)                           1       3.5742              0.0000     0.3867 f
  GCDdpath0/U141/IN3 (NAND3X0)                                    0.0626    0.0000 *   0.3868 f
  GCDdpath0/U141/QN (NAND3X0)                                     0.0805    0.0540     0.4407 r
  GCDdpath0/n58 (net)                           1       6.2681              0.0000     0.4407 r
  GCDdpath0/U91/IN2 (NOR2X2)                                      0.0805    0.0000 *   0.4407 r
  GCDdpath0/U91/QN (NOR2X2)                                       0.0656    0.0517     0.4925 f
  GCDdpath0/A_lt_B (net)                        4      11.8572              0.0000     0.4925 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4925 f
  A_lt_B (net)                                         11.8572              0.0000     0.4925 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4925 f
  GCDctrl0/A_lt_B (net)                                11.8572              0.0000     0.4925 f
  GCDctrl0/U3/INP (INVX0)                                         0.0656    0.0000 *   0.4925 f
  GCDctrl0/U3/ZN (INVX0)                                          0.0524    0.0328     0.5253 r
  GCDctrl0/n11 (net)                            1       4.2037              0.0000     0.5253 r
  GCDctrl0/U26/IN1 (NAND3X0)                                      0.0524    0.0000 *   0.5254 r
  GCDctrl0/U26/QN (NAND3X0)                                       0.0455    0.0293     0.5547 f
  GCDctrl0/n16 (net)                            1       2.0097              0.0000     0.5547 f
  GCDctrl0/U9/IN1 (NAND2X0)                                       0.0455    0.0000 *   0.5547 f
  GCDctrl0/U9/QN (NAND2X0)                                        0.0703    0.0374     0.5921 r
  GCDctrl0/n13 (net)                            1       3.3523              0.0000     0.5921 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0703    0.0000 *   0.5921 r
  data arrival time                                                                    0.5921

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0715     0.8285
  data required time                                                                   0.8285
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8285
  data arrival time                                                                   -0.5921
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2364


1
