

================================================================
== Vitis HLS Report for 'build_feasible_superposition_3_s'
================================================================
* Date:           Thu Nov 20 16:57:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      514|      514|  5.140 us|  5.140 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_2  |      512|      512|         2|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    105|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     26|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     26|    141|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_113_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln71_2_fu_210_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln71_4_fu_264_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln71_fu_156_p2     |         +|   0|  0|   2|           2|           2|
    |ones_1_fu_216_p2       |         +|   0|  0|   2|           2|           2|
    |ones_2_fu_270_p2       |         +|   0|  0|   2|           2|           2|
    |ones_fu_162_p2         |         +|   0|  0|   2|           2|           2|
    |and_ln73_fu_294_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_107_p2    |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln73_1_fu_222_p2  |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln73_2_fu_276_p2  |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln73_fu_168_p2    |      icmp|   0|  0|  10|           2|           1|
    |phi_ln61_fu_298_p3     |    select|   0|  0|  17|           1|          17|
    |phitmp_fu_287_p3       |    select|   0|  0|  17|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 105|          42|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_2     |   9|          2|   10|         20|
    |s_fu_60                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln73_1_reg_335      |   1|   0|    1|          0|
    |icmp_ln73_2_reg_340      |   1|   0|    1|          0|
    |icmp_ln73_reg_330        |   1|   0|    1|          0|
    |s_fu_60                  |  10|   0|   10|          0|
    |zext_ln60_reg_325        |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  26|   0|   80|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  build_feasible_superposition<3>|  return value|
|state_re_address1  |  out|    9|   ap_memory|                         state_re|         array|
|state_re_ce1       |  out|    1|   ap_memory|                         state_re|         array|
|state_re_we1       |  out|    1|   ap_memory|                         state_re|         array|
|state_re_d1        |  out|   32|   ap_memory|                         state_re|         array|
|state_im_address1  |  out|    9|   ap_memory|                         state_im|         array|
|state_im_ce1       |  out|    1|   ap_memory|                         state_im|         array|
|state_im_we1       |  out|    1|   ap_memory|                         state_im|         array|
|state_im_d1        |  out|   32|   ap_memory|                         state_im|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

