step 1: ```vcs -full64 -sverilog tb.v my_alu.v ```
![image](https://github.com/user-attachments/assets/769d933e-7466-4bc9-88d4-7042f8a99370)
