#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  3 21:03:56 2025
# Process ID: 12360
# Current directory: D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.runs/synth_1
# Command line: vivado.exe -log sync_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_fifo.tcl
# Log file: D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.runs/synth_1/sync_fifo.vds
# Journal file: D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sync_fifo.tcl -notrace
Command: synth_design -top sync_fifo -part xczu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1520.449 ; gain = 78.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_DEPTH_LOG bound to: 10 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (1#1) [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1669.672 ; gain = 227.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.594 ; gain = 245.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.594 ; gain = 245.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1687.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sync_fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sync_fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1883.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1883.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1883.340 ; gain = 441.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1883.340 ; gain = 441.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1883.340 ; gain = 441.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.340 ; gain = 441.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1025  
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[31]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[30]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[29]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[28]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[27]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[26]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[25]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[24]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[23]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[22]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[21]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[20]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[19]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[18]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[17]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[16]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[15]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[14]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[13]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[12]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[11]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[10]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[9]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[8]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[7]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[6]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[5]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[4]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[3]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[2]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[1]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_2/m_data_reg[0]__0/Q' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.srcs/sources_1/new/sync_fifo.sv:108]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1883.340 ; gain = 441.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2360.594 ; gain = 918.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2400.598 ; gain = 958.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2400.625 ; gain = 958.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     2|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |     4|
|6     |LUT4   |     8|
|7     |LUT5   |    39|
|8     |LUT6   |    42|
|9     |FDCE   |    56|
|10    |IBUF   |    36|
|11    |OBUF   |    35|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2402.434 ; gain = 764.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2402.434 ; gain = 960.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2414.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2423.703 ; gain = 1351.004
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Projects/High_Frequency_Parametric_FIFO/High_Frequency_Parametric_FIFO.runs/synth_1/sync_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sync_fifo_utilization_synth.rpt -pb sync_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 21:05:05 2025...
