============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:45 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (341 ps) Setup Check with Pin soc_can_tx_inst_status_reg_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_status_reg_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_status_reg_reg[6]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1584                  
             Slack:=     341                  

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_status_reg_reg[0]/clk -       -       R     (arrival)            303    -     0     0       0    (-,-) 
  soc_can_tx_inst_status_reg_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  g2169/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189     550    (-,-) 
  g2190/z                               (u)     in_0->z R     unmapped_complex2      3 12.0     0   189     740    (-,-) 
  g2909/z                               (u)     in_0->z R     unmapped_complex2      2  8.0     0   166     906    (-,-) 
  g3912/z                               (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  g3729/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189    1217    (-,-) 
  g3612/z                               (u)     in_0->z R     unmapped_complex2      1  4.0     0   122    1339    (-,-) 
  g3587/z                               (u)     in_0->z F     unmapped_nand2         1  4.0     0   122    1462    (-,-) 
  g3584/z                               (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1584    (-,-) 
  soc_can_tx_inst_status_reg_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1584    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (341 ps) Setup Check with Pin soc_can_tx_inst_status_reg_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_status_reg_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_status_reg_reg[5]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1584                  
             Slack:=     341                  

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_status_reg_reg[0]/clk -       -       R     (arrival)            303    -     0     0       0    (-,-) 
  soc_can_tx_inst_status_reg_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  g2169/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189     550    (-,-) 
  g2190/z                               (u)     in_0->z R     unmapped_complex2      3 12.0     0   189     740    (-,-) 
  g2909/z                               (u)     in_0->z R     unmapped_complex2      2  8.0     0   166     906    (-,-) 
  g3912/z                               (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  g3729/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189    1217    (-,-) 
  g3610/z                               (u)     in_0->z R     unmapped_complex2      1  4.0     0   122    1339    (-,-) 
  g3589/z                               (u)     in_0->z F     unmapped_nand2         1  4.0     0   122    1462    (-,-) 
  g3585/z                               (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1584    (-,-) 
  soc_can_tx_inst_status_reg_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1584    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (429 ps) Setup Check with Pin soc_can_rx_inst_bit_count_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) soc_can_rx_inst_bit_count_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_rx_inst_bit_count_reg[5]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1496                  
             Slack:=     429                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_can_rx_inst_bit_count_reg[0]/clk -       -       R     (arrival)            303    -     0     0       0    (-,-) 
  soc_can_rx_inst_bit_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  soc_can_rx_inst_g1842/z              (u)     in_1->z F     unmapped_nand2         6 24.0     0   233     594    (-,-) 
  soc_can_rx_inst_g1821/z              (u)     in_1->z F     unmapped_or2           5 20.0     0   224     818    (-,-) 
  soc_can_rx_inst_g1033/z              (u)     in_0->z F     unmapped_complex2      3 12.0     0   189    1007    (-,-) 
  soc_can_rx_inst_g1792/z              (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1129    (-,-) 
  soc_can_rx_inst_g1793/z              (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1252    (-,-) 
  soc_can_rx_inst_g1613/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1374    (-,-) 
  soc_can_rx_inst_g1606/z              (u)     in_0->z R     unmapped_nand2         1  4.0     0   122    1496    (-,-) 
  soc_can_rx_inst_bit_count_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1496    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (452 ps) Setup Check with Pin soc_can_rx_inst_bit_count_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) soc_can_rx_inst_bit_count_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_rx_inst_bit_count_reg[6]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1472                  
             Slack:=     452                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_can_rx_inst_bit_count_reg[0]/clk -       -       R     (arrival)            303    -     0     0       0    (-,-) 
  soc_can_rx_inst_bit_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  soc_can_rx_inst_g1842/z              (u)     in_1->z F     unmapped_nand2         6 24.0     0   233     594    (-,-) 
  soc_can_rx_inst_g1821/z              (u)     in_1->z F     unmapped_or2           5 20.0     0   224     818    (-,-) 
  soc_can_rx_inst_g1301/z              (u)     in_1->z F     unmapped_or2           2  8.0     0   166     984    (-,-) 
  soc_can_rx_inst_g1699/z              (u)     in_0->z F     unmapped_or2           1  4.0     0   122    1106    (-,-) 
  soc_can_rx_inst_g1700/z              (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1228    (-,-) 
  soc_can_rx_inst_g1617/z              (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1350    (-,-) 
  soc_can_rx_inst_g1609/z              (u)     in_0->z R     unmapped_nand2         1  4.0     0   122    1472    (-,-) 
  soc_can_rx_inst_bit_count_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1472    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (463 ps) Setup Check with Pin soc_can_tx_inst_status_reg_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_status_reg_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_status_reg_reg[4]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1462                  
             Slack:=     463                  

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_status_reg_reg[0]/clk -       -       R     (arrival)            303    -     0     0       0    (-,-) 
  soc_can_tx_inst_status_reg_reg[0]/q   (u)     clk->q  F     unmapped_d_flop        5 20.0     0   361     361    (-,-) 
  g2169/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189     550    (-,-) 
  g2190/z                               (u)     in_0->z R     unmapped_complex2      3 12.0     0   189     740    (-,-) 
  g2909/z                               (u)     in_0->z R     unmapped_complex2      2  8.0     0   166     906    (-,-) 
  g3912/z                               (u)     in_0->z F     unmapped_complex2      1  4.0     0   122    1028    (-,-) 
  g3729/z                               (u)     in_1->z R     unmapped_nand2         3 12.0     0   189    1217    (-,-) 
  g3615/z                               (u)     in_0->z F     unmapped_nand2         1  4.0     0   122    1339    (-,-) 
  g3588/z                               (u)     in_1->z R     unmapped_nand2         1  4.0     0   122    1462    (-,-) 
  soc_can_tx_inst_status_reg_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    1462    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[83]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[83]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3905/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3686/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3639/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[83]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[82]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[82]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3831/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3736/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3608/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[82]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[81]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[81]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3908/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3685/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3640/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[81]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[80]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[80]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3813/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3681/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3645/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[80]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[79]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[79]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3836/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3732/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3611/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[79]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[78]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[78]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3966/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3673/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3653/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[78]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[77]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[77]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3914/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3680/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3644/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[77]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[76]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[76]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3956/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3667/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3660/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[76]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[75]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3951/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3665/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3654/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[74]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[74]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3946/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3663/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3661/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[74]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[73]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[73]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3815/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3746/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3599/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[73]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[72]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[72]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3941/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3664/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3659/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[72]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[71]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[71]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3810/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3748/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3595/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[71]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[70]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[70]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3806/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3752/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3594/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[70]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[69]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[69]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3848/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3725/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3618/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[69]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[68]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[68]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3936/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3666/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3657/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[68]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[67]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[67]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3800/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3756/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3592/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[67]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[66]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[66]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3796/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3758/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3597/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[66]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[65]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[65]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3863/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3715/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3624/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[65]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[64]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[64]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3791/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3762/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3598/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[64]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[63]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[63]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3874/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3705/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3630/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[63]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[62]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[62]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3869/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3710/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3628/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[62]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[61]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[61]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3786/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3766/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3605/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[61]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[60]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[60]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3781/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3768/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3662/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[60]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[59]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[59]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3808/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3750/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3596/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[59]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[58]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[58]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3778/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3770/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3614/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[58]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[57]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[57]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3775/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3772/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3646/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[57]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[56]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[56]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3823/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3740/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3607/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[56]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[55]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[55]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3851/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3722/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3620/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[55]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[54]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[54]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3856/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3718/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3621/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[54]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[53]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[53]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3860/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3716/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3623/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[53]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[52]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[52]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3865/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3712/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3625/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[52]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[51]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[51]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3870/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3708/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3626/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[51]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[50]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[50]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3924/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3706/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3629/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[50]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[49]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[49]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3880/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3702/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3631/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[49]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[48]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[48]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3885/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3698/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3632/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[48]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[47]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[47]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3890/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3696/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3634/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[47]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[46]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[46]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3895/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3692/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3636/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[46]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[45]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[45]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3883/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3700/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3633/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[45]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[44]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[44]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3889/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3695/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3635/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[44]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[43]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[43]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3853/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3720/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3622/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[43]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[42]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[42]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3919/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3675/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3649/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[42]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[41]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[41]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3838/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3730/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3616/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[41]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[40]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[40]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3829/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3735/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3609/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[40]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (529 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[39]/clk->d
          Group: C2C
     Startpoint: (R) soc_Can_ID_Bus_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) soc_can_tx_inst_shift_reg_reg[39]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      75                  
     Required Time:=    1925                  
      Launch Clock:-       0                  
         Data Path:-    1395                  
             Slack:=     529                  

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  soc_Can_ID_Bus_reg[0]/clk           -       -       R     (arrival)            303     -     0     0       0    (-,-) 
  soc_Can_ID_Bus_reg[0]/q             (u)     clk->q  R     unmapped_d_flop        3  12.0     0   326     326    (-,-) 
  g2921/z                             (u)     in_0->z F     unmapped_nand2         2   8.0     0   166     492    (-,-) 
  g2950/z                             (u)     in_1->z F     unmapped_or2           2   8.0     0   166     658    (-,-) 
  g3985/z                             (u)     in_0->z F     unmapped_or2          73 292.0     0   370    1029    (-,-) 
  g3820/z                             (u)     in_0->z F     unmapped_complex2      1   4.0     0   122    1151    (-,-) 
  g3742/z                             (u)     in_1->z R     unmapped_nand2         1   4.0     0   122    1273    (-,-) 
  g3603/z                             (u)     in_0->z R     unmapped_complex2      1   4.0     0   122    1395    (-,-) 
  soc_can_tx_inst_shift_reg_reg[39]/d -       -       R     unmapped_d_flop        1     -     -     0    1395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

