#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul  1 22:53:11 2024
# Process ID: 14125
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1
# Command line: vivado -log ebit_z7010_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ebit_z7010_top_wrapper.tcl -notrace
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper.vdi
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/vivado.jou
# Running On: LAPTOP-PAWEL, OS: Linux, CPU Frequency: 3193.930 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source ebit_z7010_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/LED_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:19 . Memory (MB): peak = 2723.773 ; gain = 0.000 ; free physical = 1988 ; free virtual = 18798
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2723.773 ; gain = 0.000 ; free physical = 1933 ; free virtual = 18743
Command: link_design -top ebit_z7010_top_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.dcp' for cell 'ebit_z7010_top_i/DIR'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.dcp' for cell 'ebit_z7010_top_i/Encoder'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/ebit_z7010_top_FOC_top_0_0.dcp' for cell 'ebit_z7010_top_i/FOC_top_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_LED_controller_0_0/ebit_z7010_top_LED_controller_0_0.dcp' for cell 'ebit_z7010_top_i/LED_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.dcp' for cell 'ebit_z7010_top_i/PWM_CH_U'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.dcp' for cell 'ebit_z7010_top_i/PWM_CH_V'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.dcp' for cell 'ebit_z7010_top_i/PWM_CH_W'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.dcp' for cell 'ebit_z7010_top_i/SIM_CLK_FOC'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.dcp' for cell 'ebit_z7010_top_i/STEP'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.dcp' for cell 'ebit_z7010_top_i/XADC_ADDR'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.dcp' for cell 'ebit_z7010_top_i/XADC_DATA'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/ebit_z7010_top_debug_bridge_0_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.dcp' for cell 'ebit_z7010_top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.dcp' for cell 'ebit_z7010_top_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_xbar_0/ebit_z7010_top_xbar_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_auto_pc_0/ebit_z7010_top_auto_pc_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/bd_5d6e_axi_jtag_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/bd_5d6e_bsip_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1541 ; free virtual = 18352
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main UUID: f4f6da45-c39b-5f0c-b47f-28ca12207548 
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'position'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/position/position.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'position'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/position/position_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_gpio_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_gpio_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xadc_wiz_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/sources_1/ip/ILA_FOC_core/ila_v6_2/constraints/ila.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/sources_1/ip/ILA_FOC_core/ila_v6_2/constraints/ila.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9_board.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9_board.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.xdc] for cell 'ebit_z7010_top_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.xdc] for cell 'ebit_z7010_top_i/processing_system7_0/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5_board.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5_board.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4_board.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4_board.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3_board.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3_board.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2_board.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2_board.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1_board.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1_board.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0_board.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0_board.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.srcs/constrs_1/new/ebit_z7010_top.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.srcs/constrs_1/new/ebit_z7010_top.xdc]
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc] for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc] for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.645 ; gain = 90.844 ; free physical = 967 ; free virtual = 17792
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.770 ; gain = 0.000 ; free physical = 962 ; free virtual = 17816
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

36 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3126.770 ; gain = 402.996 ; free physical = 962 ; free virtual = 17816
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3126.770 ; gain = 0.000 ; free physical = 950 ; free virtual = 17805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c9c63ae9

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3126.770 ; gain = 0.000 ; free physical = 937 ; free virtual = 17792

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e43bf03438bf686.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3187.582 ; gain = 0.000 ; free physical = 1294 ; free virtual = 17725
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2182f7bc3

Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1294 ; free virtual = 17725

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_4, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 168d26641

Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1305 ; free virtual = 17736
INFO: [Opt 31-389] Phase Retarget created 111 cells and removed 178 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 174cf0ee0

Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1305 ; free virtual = 17736
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 895 cells
INFO: [Opt 31-1021] In phase Constant propagation, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 15d8c6b02

Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1303 ; free virtual = 17734
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 250 cells
INFO: [Opt 31-1021] In phase Sweep, 1011 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 1637 load(s) on clock net ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1cbce0cd7

Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1303 ; free virtual = 17734
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1cbce0cd7

Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1303 ; free virtual = 17734
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1cbce0cd7

Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1303 ; free virtual = 17734
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             111  |             178  |                                             73  |
|  Constant propagation         |              48  |             895  |                                             62  |
|  Sweep                        |               0  |             250  |                                           1011  |
|  BUFG optimization            |               1  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3187.582 ; gain = 0.000 ; free physical = 1303 ; free virtual = 17734
Ending Logic Optimization Task | Checksum: 1bfc983f3

Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3187.582 ; gain = 43.781 ; free physical = 1303 ; free virtual = 17734

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 1 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 178a6197a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1263 ; free virtual = 17702
Ending Power Optimization Task | Checksum: 178a6197a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3490.574 ; gain = 302.992 ; free physical = 1269 ; free virtual = 17708

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 178a6197a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1269 ; free virtual = 17708

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1269 ; free virtual = 17708
Ending Netlist Obfuscation Task | Checksum: 21d66b20c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1269 ; free virtual = 17708
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 3490.574 ; gain = 363.805 ; free physical = 1269 ; free virtual = 17708
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17679
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3490.574 ; gain = 0.000 ; free physical = 1246 ; free virtual = 17691
INFO: [runtcl-4] Executing : report_drc -file ebit_z7010_top_wrapper_drc_opted.rpt -pb ebit_z7010_top_wrapper_drc_opted.pb -rpx ebit_z7010_top_wrapper_drc_opted.rpx
Command: report_drc -file ebit_z7010_top_wrapper_drc_opted.rpt -pb ebit_z7010_top_wrapper_drc_opted.pb -rpx ebit_z7010_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1194 ; free virtual = 17642
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16852d3a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1194 ; free virtual = 17642
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1193 ; free virtual = 17642

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-461] A non-muxed BUFG 'dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck' is driven by another global buffer 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d13ada2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1210 ; free virtual = 17663

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1becb000f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1206 ; free virtual = 17661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1becb000f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1206 ; free virtual = 17661
Phase 1 Placer Initialization | Checksum: 1becb000f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1206 ; free virtual = 17662

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182d00df8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1176 ; free virtual = 17632

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2269ccbbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1188 ; free virtual = 17645

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2269ccbbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1188 ; free virtual = 17645

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 317 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 135 nets or LUTs. Breaked 0 LUT, combined 135 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1176 ; free virtual = 17637

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            135  |                   135  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            135  |                   135  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 150ba8f46

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17632
Phase 2.4 Global Placement Core | Checksum: 1bc85a706

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1172 ; free virtual = 17634
Phase 2 Global Placement | Checksum: 1bc85a706

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1173 ; free virtual = 17634

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21d4b5c53

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1174 ; free virtual = 17636

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4ba354b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1173 ; free virtual = 17635

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2105eb1f7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1173 ; free virtual = 17635

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a2dbbd23

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1173 ; free virtual = 17635

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b35415c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17626

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2261215df

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17626

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2398c2303

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17626
Phase 3 Detail Placement | Checksum: 2398c2303

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17626

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29b625218

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.125 | TNS=-0.125 |
Phase 1 Physical Synthesis Initialization | Checksum: 2675f2b23

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17625
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2918ee585

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17625
Phase 4.1.1.1 BUFG Insertion | Checksum: 29b625218

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1163 ; free virtual = 17625

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.706. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28fecc4a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625
Phase 4.1 Post Commit Optimization | Checksum: 28fecc4a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28fecc4a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28fecc4a1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625
Phase 4.3 Placer Reporting | Checksum: 28fecc4a1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20142125e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625
Ending Placer Task | Checksum: 11335a170

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1162 ; free virtual = 17625
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1169 ; free virtual = 17632
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1169 ; free virtual = 17632
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17630
INFO: [runtcl-4] Executing : report_io -file ebit_z7010_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1159 ; free virtual = 17622
INFO: [runtcl-4] Executing : report_utilization -file ebit_z7010_top_wrapper_utilization_placed.rpt -pb ebit_z7010_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ebit_z7010_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17630
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ae7c51ed ConstDB: 0 ShapeSum: 64b94f83 RouteDB: 0
Post Restoration Checksum: NetGraph: 4c42d088 NumContArr: 3e6b2eab Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8aadff33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1068 ; free virtual = 17534

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8aadff33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1034 ; free virtual = 17501

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8aadff33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1033 ; free virtual = 17501
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b568efb7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1019 ; free virtual = 17487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.846  | TNS=0.000  | WHS=-0.416 | THS=-153.177|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 960823f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1022 ; free virtual = 17490
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.846  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 96f8c771

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1021 ; free virtual = 17490

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0301239 %
  Global Horizontal Routing Utilization  = 0.0298713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8347
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8346
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16441373d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1019 ; free virtual = 17488

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16441373d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1019 ; free virtual = 17488
Phase 3 Initial Routing | Checksum: 12a905970

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1019 ; free virtual = 17488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 802
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b25bce65

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1016 ; free virtual = 17486

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f78a13f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17485
Phase 4 Rip-up And Reroute | Checksum: f78a13f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17485

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b4be7e36

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.069  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19ed22df9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19ed22df9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17484
Phase 5 Delay and Skew Optimization | Checksum: 19ed22df9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17484

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ad4eb31

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1015 ; free virtual = 17484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.069  | TNS=0.000  | WHS=-0.361 | THS=-0.624 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 16caaf9a8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1014 ; free virtual = 17483
Phase 6.1 Hold Fix Iter | Checksum: 16caaf9a8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1014 ; free virtual = 17483

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.069  | TNS=0.000  | WHS=-0.361 | THS=-0.483 |

Phase 6.2 Additional Hold Fix | Checksum: 1a235fff3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1014 ; free virtual = 17483
Phase 6 Post Hold Fix | Checksum: 14eef7582

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1013 ; free virtual = 17482

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.43637 %
  Global Horizontal Routing Utilization  = 5.07904 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20cdea878

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1013 ; free virtual = 17482

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20cdea878

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1012 ; free virtual = 17481

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 273e55a56

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1012 ; free virtual = 17482
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/I0 driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 26e2156eb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1013 ; free virtual = 17482
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.069  | TNS=0.000  | WHS=-0.361 | THS=-0.483 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 26e2156eb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1013 ; free virtual = 17482
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1046 ; free virtual = 17516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1046 ; free virtual = 17516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1043 ; free virtual = 17513
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3513.637 ; gain = 0.000 ; free physical = 1039 ; free virtual = 17508
INFO: [runtcl-4] Executing : report_drc -file ebit_z7010_top_wrapper_drc_routed.rpt -pb ebit_z7010_top_wrapper_drc_routed.pb -rpx ebit_z7010_top_wrapper_drc_routed.rpx
Command: report_drc -file ebit_z7010_top_wrapper_drc_routed.rpt -pb ebit_z7010_top_wrapper_drc_routed.pb -rpx ebit_z7010_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ebit_z7010_top_wrapper_methodology_drc_routed.rpt -pb ebit_z7010_top_wrapper_methodology_drc_routed.pb -rpx ebit_z7010_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ebit_z7010_top_wrapper_methodology_drc_routed.rpt -pb ebit_z7010_top_wrapper_methodology_drc_routed.pb -rpx ebit_z7010_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ebit_z7010_top_wrapper_power_routed.rpt -pb ebit_z7010_top_wrapper_power_summary_routed.pb -rpx ebit_z7010_top_wrapper_power_routed.rpx
Command: report_power -file ebit_z7010_top_wrapper_power_routed.rpt -pb ebit_z7010_top_wrapper_power_summary_routed.pb -rpx ebit_z7010_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
140 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ebit_z7010_top_wrapper_route_status.rpt -pb ebit_z7010_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ebit_z7010_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ebit_z7010_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ebit_z7010_top_wrapper_bus_skew_routed.rpt -pb ebit_z7010_top_wrapper_bus_skew_routed.pb -rpx ebit_z7010_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ebit_z7010_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*(~A5))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*(~A5))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck is driven by another global buffer ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG. Remove non-muxed BUFG if it is not desired
WARNING: [DRC RTSTAT-10] No routable loads: 26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdo... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ebit_z7010_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3789.477 ; gain = 239.066 ; free physical = 931 ; free virtual = 17408
INFO: [Common 17-206] Exiting Vivado at Mon Jul  1 22:57:52 2024...
