<html>
<head><meta charset="utf-8"><title>wasmtime / issue #9766 winch(aarch64): Improve 32-bit {s,... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html">wasmtime / issue #9766 winch(aarch64): Improve 32-bit {s,...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="486996950"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/486996950" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#486996950">(Dec 09 2024 at 13:35)</a>:</h4>
<p>saulecabrera edited <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>While reviewing <a href="https://github.com/bytecodealliance/wasmtime/pull/9762">https://github.com/bytecodealliance/wasmtime/pull/9762</a>, I realized that in the case of 32-bit operands a sign-extension is required given that <code>cranelift-codegen</code>, only accepts 64-bit operands. </p>
<p>The ARM64 documentation states [1], [2] that 32-bit operands for division are allowed.</p>
<p>[1]: <a href="https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-">https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-</a><br>
[2]: <a href="https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-">https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-</a></p>
<p>Introducing support for 32-bit operands means that in Winch we can skip the extension sequence when dealing with 32-bit operands, similar th </p>
<p>As a side note, it seems that when migrating to ISLE <a href="https://github.com/bytecodealliance/wasmtime/pull/3572/files#diff-bd652d5af8795961ba7456cf427fdae37bb82500e9f18fa6fc1621281bd1ab58L103">the intention was to add support for 32-bit operands</a>. </p>
<p>cc @alexcrichton / @cfallin I'm not entirely familiar with the development history of the Aarch64 backend, is there any other reason to be aware of when considering support for 32-bit operands?<br>
</p>
</blockquote>



<a name="487048562"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487048562" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487048562">(Dec 09 2024 at 16:57)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/9766#issuecomment-2528735118">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>I'm not aware of any reasons why we couldn't add 32-bit variants of the <code>div</code> instruction family; going all the way back to the <a href="https://github.com/bytecodealliance/wasmtime/pull/1494/files#diff-3225946418348408f8da35d60c56fde5c3997156686ebd7feab85b20a6d55bd5R902">original PR for the aarch64 backend</a> it looks like I had only implemented <code>SDiv64</code> and <code>UDiv64</code> and added the extensions. Probably this is a case of "no one has had occasion to add it yet"...</p>
<p>(Incidentally, x86-64 has 32-bit divides too; and on both architectures I'd expect that high-performance implementations would probably take ~half the latency for a 32-bit version; so not a small win for any benchmark with a divide in a critical path.)</p>
</blockquote>



<a name="487049844"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487049844" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487049844">(Dec 09 2024 at 17:01)</a>:</h4>
<p>saulecabrera edited <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>While reviewing <a href="https://github.com/bytecodealliance/wasmtime/pull/9762">https://github.com/bytecodealliance/wasmtime/pull/9762</a>, I realized that in the case of 32-bit operands a sign-extension is required given that <code>cranelift-codegen</code>, only accepts 64-bit operands. </p>
<p>The ARM64 documentation states [1], [2] that 32-bit operands for division are allowed.</p>
<p>[1]: <a href="https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-">https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-</a><br>
[2]: <a href="https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-">https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-</a></p>
<p>Introducing support for 32-bit operands means that in Winch we can skip the extension sequence when dealing with 32-bit operands.</p>
<p>As a side note, it seems that when migrating to ISLE <a href="https://github.com/bytecodealliance/wasmtime/pull/3572/files#diff-bd652d5af8795961ba7456cf427fdae37bb82500e9f18fa6fc1621281bd1ab58L103">the intention was to add support for 32-bit operands</a>. </p>
<p>cc @alexcrichton / @cfallin I'm not entirely familiar with the development history of the Aarch64 backend, is there any other reason to be aware of when considering support for 32-bit operands?<br>
</p>
</blockquote>



<a name="487100820"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487100820" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487100820">(Dec 09 2024 at 21:16)</a>:</h4>
<p><a href="https://github.com/saulecabrera">saulecabrera</a> added the winch label to <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">Issue #9766</a>.</p>



<a name="487100913"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487100913" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487100913">(Dec 09 2024 at 21:17)</a>:</h4>
<p>github-actions[bot] <a href="https://github.com/bytecodealliance/wasmtime/issues/9766#issuecomment-2529499038">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<h4>Subscribe to Label Action</h4>
<p>cc @saulecabrera</p>
<p>&lt;details&gt;<br>
This issue or pull request has been labeled: "winch"</p>
<p>Thus the following users have been cc'd because of the following labels:</p>
<ul>
<li>saulecabrera: winch</li>
</ul>
<p>To subscribe or unsubscribe from this label, edit the &lt;code&gt;.github/subscribe-to-label.json&lt;/code&gt; configuration file.</p>
<p><a href="https://github.com/bytecodealliance/subscribe-to-label-action">Learn more.</a><br>
&lt;/details&gt;</p>
</blockquote>



<a name="487223695"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487223695" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487223695">(Dec 10 2024 at 11:23)</a>:</h4>
<p>MarinPostma <a href="https://github.com/bytecodealliance/wasmtime/issues/9766#issuecomment-2531292864">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>I'd like to take a stab at that after I'm done with winch. Any guidance on how I should tackle that?</p>
</blockquote>



<a name="487226218"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/487226218" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#487226218">(Dec 10 2024 at 11:36)</a>:</h4>
<p>saulecabrera <a href="https://github.com/bytecodealliance/wasmtime/issues/9766#issuecomment-2531321103">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>One approach could be to take a look at how similar instructions have been added in the past e.g., <a href="https://github.com/bytecodealliance/wasmtime/pull/8453">https://github.com/bytecodealliance/wasmtime/pull/8453</a></p>
</blockquote>



<a name="490036572"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%239766%20winch%28aarch64%29%3A%20Improve%2032-bit%20%7Bs%2C.../near/490036572" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.239766.20winch.28aarch64.29.3A.20Improve.2032-bit.20.7Bs.2C.2E.2E.2E.html#490036572">(Dec 19 2024 at 19:41)</a>:</h4>
<p>cfallin closed <a href="https://github.com/bytecodealliance/wasmtime/issues/9766">issue #9766</a>:</p>
<blockquote>
<p>While reviewing <a href="https://github.com/bytecodealliance/wasmtime/pull/9762">https://github.com/bytecodealliance/wasmtime/pull/9762</a>, I realized that in the case of 32-bit operands a sign-extension is required given that <code>cranelift-codegen</code>, only accepts 64-bit operands. </p>
<p>The ARM64 documentation states [1], [2] that 32-bit operands for division are allowed.</p>
<p>[1]: <a href="https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-">https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-</a><br>
[2]: <a href="https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-">https://developer.arm.com/documentation/ddi0602/2024-09/Base-Instructions/UDIV--Unsigned-divide-</a></p>
<p>Introducing support for 32-bit operands means that in Winch we can skip the extension sequence when dealing with 32-bit operands.</p>
<p>As a side note, it seems that when migrating to ISLE <a href="https://github.com/bytecodealliance/wasmtime/pull/3572/files#diff-bd652d5af8795961ba7456cf427fdae37bb82500e9f18fa6fc1621281bd1ab58L103">the intention was to add support for 32-bit operands</a>. </p>
<p>cc @alexcrichton / @cfallin I'm not entirely familiar with the development history of the Aarch64 backend, is there any other reason to be aware of when considering support for 32-bit operands?<br>
</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>