Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 12:15:50 2024
| Host         : eecs-digital-26 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -8.550ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        21.727ns  (logic 10.589ns (48.736%)  route 11.138ns (51.264%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, unplaced)      0.584    -3.108    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, unplaced)      0.800    -2.892    mvg/clk_pixel
                         FDRE                                         r  mvg/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  mvg/vcount_out_reg[7]/Q
                         net (fo=24, unplaced)        1.029    -1.407    mvg/vcount_out_reg[9]_0[7]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.112 r  mvg/in_sphere1_i_6/O
                         net (fo=1, unplaced)         0.000    -1.112    mvg/in_sphere1_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.711 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.711    mvg/in_sphere1_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -0.363 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, unplaced)         0.800     0.437    my_game/ball/in_sphere1__1_0[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     4.652 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     4.707    my_game/ball/in_sphere1__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.225 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.024    my_game/ball/in_sphere1__1_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  my_game/ball/tmds_out[6]_i_298/O
                         net (fo=1, unplaced)         0.000     7.148    my_game/ball/tmds_out[6]_i_298_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.788 r  my_game/ball/tmds_out_reg[6]_i_178/O[3]
                         net (fo=1, unplaced)         0.618     8.406    my_game/ball/tmds_out_reg[6]_i_178_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307     8.713 r  my_game/ball/tmds_out[6]_i_80/O
                         net (fo=1, unplaced)         0.000     8.713    my_game/ball/tmds_out[6]_i_80_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.114 r  my_game/ball/tmds_out_reg[6]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     9.114    my_game/ball/tmds_out_reg[6]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.462 f  my_game/ball/tmds_out_reg[6]_i_30/O[1]
                         net (fo=1, unplaced)         0.717    10.179    my_game/ball/in_sphere0[21]
                         LUT4 (Prop_lut4_I0_O)        0.306    10.485 f  my_game/ball/tmds_out[6]_i_14/O
                         net (fo=2, unplaced)         0.913    11.398    my_game/ball/tmds_out[6]_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.522 f  my_game/ball/tmds_out[6]_i_4__0__0/O
                         net (fo=20, unplaced)        0.509    12.031    my_game/ball_n_26
                         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  my_game/tmds_out[2]_i_4/O
                         net (fo=3, unplaced)         0.920    13.075    mvg/tmds_out_reg[2]_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.199 r  mvg/tmds_out[2]_i_2/O
                         net (fo=2, unplaced)         0.913    14.112    mvg/tmds_out[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.236 r  mvg/tmds_out[6]_i_2/O
                         net (fo=4, unplaced)         0.926    15.162    mvg/tmds_out[6]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  mvg/count[4]_i_20/O
                         net (fo=1, unplaced)         0.902    16.188    mvg/count[4]_i_20_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124    16.312 r  mvg/count[4]_i_16/O
                         net (fo=4, unplaced)         0.926    17.238    mvg/count[4]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    17.362 r  mvg/count[4]_i_7/O
                         net (fo=1, unplaced)         1.111    18.473    mvg/count[4]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.597 r  mvg/count[4]_i_3/O
                         net (fo=1, unplaced)         0.000    18.597    mvg/count[4]_i_3_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.238    18.835 r  mvg/count_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000    18.835    tmds_blue/D[1]
                         FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, unplaced)      0.439    10.674    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, unplaced)      0.655    10.890    tmds_blue/clk_pixel
                         FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         FDRE (Setup_fdre_C_D)        0.064    10.285    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                         -18.835    
  -------------------------------------------------------------------
                         slack                                 -8.550    




