<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.9.2" />
<title>ariths_gen.one_bit_circuits.logic_gates.logic_gates API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>ariths_gen.one_bit_circuits.logic_gates.logic_gates</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from ariths_gen.core.logic_gate_circuits import TwoInputLogicGate, TwoInputInvertedLogicGate, OneInputLogicGate
from ariths_gen.wire_components import Wire, ConstantWireValue0, ConstantWireValue1


# Two-input #
class AndGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input AND gate.

    ```
        ┌──────┐
    ───►│  &amp;   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of AND gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which AND gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;and_gate&#34;
        self.cgp_function = 2
        self.operator = &#34;&amp;&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = b
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = a
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing AND gate Boolean function using its truth table.

        Returns:
            str: Blif description of AND gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;11 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;11 1\n&#34;


class NandGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input NAND gate.

    ```
        ┌──────┐
    ───►│ &amp;    │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of NAND gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NAND gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;nand_gate&#34;
        self.cgp_function = 5
        self.operator = &#34;&amp;&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NAND gate Boolean function using its truth table.

        Returns:
            str: Blif description of NAND gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;0- 1\n-0 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;0- 1\n-0 1\n&#34;


class OrGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input OR gate.

    ```
        ┌──────┐
    ───►│ ≥1   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of OR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which OR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;or_gate&#34;
        self.cgp_function = 3
        self.operator = &#34;|&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = b
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = a
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing OR gate Boolean function using its truth table.

        Returns:
            str: Blif description of OR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;1- 1\n-1 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;1- 1\n-1 1\n&#34;


class NorGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input NOR gate.

    ```
        ┌──────┐
    ───►│ ≥1   │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of NOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;nor_gate&#34;
        self.cgp_function = 6
        self.operator = &#34;|&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of NOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;00 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;00 1\n&#34;


class XorGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input XOR gate.

    ```
        ┌──────┐
    ───►│ =1   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of XOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which XOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;xor_gate&#34;
        self.cgp_function = 4
        self.operator = &#34;^&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = b
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = a
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing XOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of XOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;01 1\n10 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;01 1\n10 1\n&#34;


class XnorGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input XNOR gate.

    ```
        ┌──────┐
    ───►│ =1   │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of XNOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which XNOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid:  int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;xnor_gate&#34;
        self.cgp_function = 7
        self.operator = &#34;^&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = b
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = a
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing XNOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of XNOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;00 1\n11 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;00 1\n11 1\n&#34;


# Single-input #
class NotGate(OneInputLogicGate):
    &#34;&#34;&#34;Class representing one input NOT gate.

    ```
        ┌──────┐
        │  1   │
    ───►│      │O─►
        │      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): Input wire.
        prefix (str, optional): Prefix name of NOT gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NOT gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, prefix, outid, parent_component)
        self.gate_type = &#34;not_gate&#34;
        self.cgp_function = 1
        self.operator = &#34;~&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NOT gate Boolean function using its truth table.

        Returns:
            str: Blif description of NOT gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;0 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;0 1\n&#34;</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate"><code class="flex name class">
<span>class <span class="ident">AndGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input AND gate.</p>
<pre><code>    ┌──────┐
───►│  &amp;   │
    │      ├─►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of AND gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which AND gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class AndGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input AND gate.

    ```
        ┌──────┐
    ───►│  &amp;   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of AND gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which AND gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;and_gate&#34;
        self.cgp_function = 2
        self.operator = &#34;&amp;&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = b
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = a
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing AND gate Boolean function using its truth table.

        Returns:
            str: Blif description of AND gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;11 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;11 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing AND gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of AND gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing AND gate Boolean function using its truth table.

    Returns:
        str: Blif description of AND gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;11 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;11 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate"><code class="flex name class">
<span>class <span class="ident">NandGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input NAND gate.</p>
<pre><code>    ┌──────┐
───►│ &amp;    │
    │      │O──►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of NAND gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which NAND gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class NandGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input NAND gate.

    ```
        ┌──────┐
    ───►│ &amp;    │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of NAND gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NAND gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;nand_gate&#34;
        self.cgp_function = 5
        self.operator = &#34;&amp;&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NAND gate Boolean function using its truth table.

        Returns:
            str: Blif description of NAND gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;0- 1\n-0 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;0- 1\n-0 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></li>
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing NAND gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of NAND gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing NAND gate Boolean function using its truth table.

    Returns:
        str: Blif description of NAND gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;0- 1\n-0 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;0- 1\n-0 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate"><code class="flex name class">
<span>class <span class="ident">NorGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input NOR gate.</p>
<pre><code>    ┌──────┐
───►│ ≥1   │
    │      │O──►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of NOR gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which NOR gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class NorGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input NOR gate.

    ```
        ┌──────┐
    ───►│ ≥1   │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of NOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;nor_gate&#34;
        self.cgp_function = 6
        self.operator = &#34;|&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of NOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;00 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;00 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></li>
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing NOR gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of NOR gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing NOR gate Boolean function using its truth table.

    Returns:
        str: Blif description of NOR gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;00 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;00 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate"><code class="flex name class">
<span>class <span class="ident">NotGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing one input NOT gate.</p>
<pre><code>    ┌──────┐
    │  1   │
───►│      │O─►
    │      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of NOT gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which NOT gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class NotGate(OneInputLogicGate):
    &#34;&#34;&#34;Class representing one input NOT gate.

    ```
        ┌──────┐
        │  1   │
    ───►│      │O─►
        │      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): Input wire.
        prefix (str, optional): Prefix name of NOT gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which NOT gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, prefix, outid, parent_component)
        self.gate_type = &#34;not_gate&#34;
        self.cgp_function = 1
        self.operator = &#34;~&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue0()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing NOT gate Boolean function using its truth table.

        Returns:
            str: Blif description of NOT gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;0 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;0 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate">OneInputLogicGate</a></li>
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing NOT gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of NOT gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing NOT gate Boolean function using its truth table.

    Returns:
        str: Blif description of NOT gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;0 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;0 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate">OneInputLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.OneInputLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate"><code class="flex name class">
<span>class <span class="ident">OrGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input OR gate.</p>
<pre><code>    ┌──────┐
───►│ ≥1   │
    │      ├─►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of OR gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which OR gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OrGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input OR gate.

    ```
        ┌──────┐
    ───►│ ≥1   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of OR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which OR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;or_gate&#34;
        self.cgp_function = 3
        self.operator = &#34;|&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = b
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = ConstantWireValue1()
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = a
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing OR gate Boolean function using its truth table.

        Returns:
            str: Blif description of OR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;1- 1\n-1 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;1- 1\n-1 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing OR gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of OR gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing OR gate Boolean function using its truth table.

    Returns:
        str: Blif description of OR gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;1- 1\n-1 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;1- 1\n-1 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate"><code class="flex name class">
<span>class <span class="ident">XnorGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input XNOR gate.</p>
<pre><code>    ┌──────┐
───►│ =1   │
    │      │O──►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of XNOR gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which XNOR gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class XnorGate(TwoInputInvertedLogicGate):
    &#34;&#34;&#34;Class representing two input XNOR gate.

    ```
        ┌──────┐
    ───►│ =1   │
        │      │O──►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of XNOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which XNOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid:  int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;xnor_gate&#34;
        self.cgp_function = 7
        self.operator = &#34;^&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            self.out = b
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            self.out = a
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing XNOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of XNOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;00 1\n11 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;00 1\n11 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></li>
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing XNOR gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of XNOR gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing XNOR gate Boolean function using its truth table.

    Returns:
        str: Blif description of XNOR gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;00 1\n11 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;00 1\n11 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate">TwoInputInvertedLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputInvertedLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate"><code class="flex name class">
<span>class <span class="ident">XorGate</span></span>
<span>(</span><span>a: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, b: <a title="ariths_gen.wire_components.wires.Wire" href="../../wire_components/wires.html#ariths_gen.wire_components.wires.Wire">Wire</a>, prefix: str = '', outid: int = 0, parent_component: object = None)</span>
</code></dt>
<dd>
<div class="desc"><p>Class representing two input XOR gate.</p>
<pre><code>    ┌──────┐
───►│ =1   │
    │      ├─►
───►│      │
    └──────┘
</code></pre>
<p>Description of the <strong>init</strong> method.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>a</code></strong> :&ensp;<code>Wire</code></dt>
<dd>First input wire.</dd>
<dt><strong><code>b</code></strong> :&ensp;<code>Wire</code></dt>
<dd>Second input wire.</dd>
<dt><strong><code>prefix</code></strong> :&ensp;<code>str</code>, optional</dt>
<dd>Prefix name of XOR gate. Defaults to "".</dd>
<dt><strong><code>outid</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Index of output wire. Defaults to 0.</dd>
</dl>
<p>parent_component (object, optional) Object of upper component of which XOR gate is a subcomponent. Defaults to None.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class XorGate(TwoInputLogicGate):
    &#34;&#34;&#34;Class representing two input XOR gate.

    ```
        ┌──────┐
    ───►│ =1   │
        │      ├─►
    ───►│      │
        └──────┘
    ```

    Description of the __init__ method.

    Args:
        a (Wire): First input wire.
        b (Wire): Second input wire.
        prefix (str, optional): Prefix name of XOR gate. Defaults to &#34;&#34;.
        outid (int, optional): Index of output wire. Defaults to 0.
        parent_component (object, optional) Object of upper component of which XOR gate is a subcomponent. Defaults to None.
    &#34;&#34;&#34;
    def __init__(self, a: Wire, b: Wire, prefix: str = &#34;&#34;, outid: int = 0, parent_component: object = None):
        super().__init__(a, b, prefix, outid, parent_component)
        self.gate_type = &#34;xor_gate&#34;
        self.cgp_function = 4
        self.operator = &#34;^&#34;

        # Logic gate output wire generation based on input values
        # If constant input is present, logic gate is not generated and corresponding
        # input value is propagated to the output to connect to other components
        if a.is_const() and a.value == 1:
            output = NotGate(a=b, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif a.is_const() and a.value == 0:
            self.out = b
            self.disable_generation = True
        elif b.is_const() and b.value == 1:
            output = NotGate(a=a, prefix=prefix, outid=outid, parent_component=parent_component)
            self.parent_component.add_component(output) if parent_component is not None else None
            self.out = output.out
            self.disable_generation = True
        elif b.is_const() and b.value == 0:
            self.out = a
            self.disable_generation = True
        else:
            self.out = Wire(name=prefix)

    &#34;&#34;&#34; BLIF CODE GENERATION &#34;&#34;&#34;
    def get_function_blif(self):
        &#34;&#34;&#34;Generates Blif code representing XOR gate Boolean function using its truth table.

        Returns:
            str: Blif description of XOR gate&#39;s Boolean function.
        &#34;&#34;&#34;
        if self.disable_generation:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
                   f&#34;01 1\n10 1\n&#34;
        else:
            return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
                   f&#34;01 1\n10 1\n&#34;</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate.get_function_blif"><code class="name flex">
<span>def <span class="ident">get_function_blif</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates Blif code representing XOR gate Boolean function using its truth table.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Blif description of XOR gate's Boolean function.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_function_blif(self):
    &#34;&#34;&#34;Generates Blif code representing XOR gate Boolean function using its truth table.

    Returns:
        str: Blif description of XOR gate&#39;s Boolean function.
    &#34;&#34;&#34;
    if self.disable_generation:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.name}_out\n&#34; + \
               f&#34;01 1\n10 1\n&#34;
    else:
        return f&#34;.names {self.a.get_wire_value_blif()} {self.b.get_wire_value_blif()} {self.out.get_wire_value_blif()}\n&#34; + \
               f&#34;01 1\n10 1\n&#34;</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate">TwoInputLogicGate</a></b></code>:
<ul class="hlist">
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_c_flat">get_assign_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_assign_v_flat">get_assign_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_blif_code">get_blif_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_c_code">get_c_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_cgp_code">get_cgp_code</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_blif">get_declaration_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_flat">get_declaration_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_c_hier">get_declaration_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_flat">get_declaration_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_declaration_v_hier">get_declaration_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_blif_flat">get_function_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_blif">get_function_block_blif</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_c">get_function_block_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_block_v">get_function_block_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_c">get_function_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_function_v">get_function_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_c">get_gate_invocation_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_invocation_v">get_gate_invocation_v</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_gate_triplet_cgp">get_gate_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_includes_c">get_includes_c</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_invocation_blif_hier">get_invocation_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_cgp">get_output_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_output_v_flat">get_output_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_parameters_cgp">get_parameters_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_flat">get_prototype_blif_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_blif_hier">get_prototype_blif_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_flat">get_prototype_c_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_c_hier">get_prototype_c_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_flat">get_prototype_v_flat</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_prototype_v_hier">get_prototype_v_hier</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_triplet_cgp">get_triplet_cgp</a></code></li>
<li><code><a title="ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code" href="../../core/logic_gate_circuits/logic_gate_circuit.html#ariths_gen.core.logic_gate_circuits.logic_gate_circuit.TwoInputLogicGate.get_v_code">get_v_code</a></code></li>
</ul>
</li>
</ul>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates" href="index.html">ariths_gen.one_bit_circuits.logic_gates</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate">AndGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.AndGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate">NandGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NandGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate">NorGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NorGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate">NotGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.NotGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate">OrGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.OrGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate">XnorGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.XnorGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate">XorGate</a></code></h4>
<ul class="">
<li><code><a title="ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate.get_function_blif" href="#ariths_gen.one_bit_circuits.logic_gates.logic_gates.XorGate.get_function_blif">get_function_blif</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.9.2</a>.</p>
</footer>
</body>
</html>