DMAC_ADDR0_Wr	DMAC_ADDR0_3.Write
DMAC_ADDR0_Wr	DMAC_ADDR0_2.Write
DMAC_ADDR0_Wr	DMAC_ADDR0_1.Write
DMAC_ADDR0_Wr	DMAC_ADDR0_0.Write
irq_busy	int_o
irq_busy	INT_SOURCEOut
PACKETLEN_2.Reset	PACKETLEN_2.DataOut
MAC_ADDR1_Wr	MAC_ADDR1_1.Write
MAC_ADDR1_Wr	MAC_ADDR1_0.Write
RXHASH1_0.SyncReset	RXHASH1_0.DataOut
MAC_ADDR1_0.DataIn	MAC_ADDR1_0.DataOut
MIIMODER_0.Write	MIIMODER_0.DataOut
DMAC_ADDR0_0.Write	DMAC_ADDR0_0.DataOut
DMAC_ADDR1_Sel	DMAC_ADDR1_Wr
IPv4_L1_1.DataOut	IPv4_L1_out
MAC_ADDR0_0.DataOut	MAC_ADDR0Out
IPv4_L1_3.SyncReset	IPv4_L1_3.DataOut
COLLCONF_0.DataIn	COLLCONF_0.DataOut
CTRLMODEROut	r_TxFlow
CTRLMODEROut	DataOut
CTRLMODEROut	r_PassAll
CTRLMODEROut	r_RxFlow
MIICOMMAND1.SyncReset	MIICOMMAND1.DataOut
TXCTRL_1.SyncReset	TXCTRL_1.DataOut
MODER_2.SyncReset	MODER_2.DataOut
MIICOMMAND1.Write	MIICOMMAND1.DataOut
MIITX_DATA_1.Reset	MIITX_DATA_1.DataOut
IPv4_L1_Wr	IPv4_L1_0.Write
IPv4_L1_Wr	IPv4_L1_1.Write
IPv4_L1_Wr	IPv4_L1_2.Write
IPv4_L1_Wr	IPv4_L1_3.Write
PACKETLEN_3.Reset	PACKETLEN_3.DataOut
SetTxCIrq	irq_txc
MAC_ADDR1_0.Write	MAC_ADDR1_0.DataOut
PACKETLEN_3.SyncReset	PACKETLEN_3.DataOut
PACKETLEN_2.DataOut	PACKETLENOut
TXCTRL_1.DataIn	TXCTRL_1.DataOut
TXCTRL_2.Reset	TXCTRL_2.DataOut
MAC_ADDR0_1.Write	MAC_ADDR0_1.DataOut
MIIMODER_Wr	MIIMODER_0.Write
MIIMODER_Wr	MIIMODER_1.Write
MAC_ADDR0Out	DataOut
MAC_ADDR0Out	r_MAC
MIIADDRESS_Wr	MIIADDRESS_1.Write
MIIADDRESS_Wr	MIIADDRESS_0.Write
PACKETLEN_1.Reset	PACKETLEN_1.DataOut
IPGTOut	DataOut
IPGTOut	r_IPGT
HASH0_Sel	HASH0_Wr
TXCTRL_1.DataOut	TXCTRLOut
IPv4_L1_2.Write	IPv4_L1_2.DataOut
PACKETLEN_1.DataOut	PACKETLENOut
DMAC_ADDR0_2.DataOut	DMAC_ADDR0Out
COLLCONF_Wr	COLLCONF_2.Write
COLLCONF_Wr	COLLCONF_0.Write
MIICOMMAND2.Reset	MIICOMMAND2.DataOut
SetRxCIrq	irq_rxc
MAC_ADDR0_3.DataIn	MAC_ADDR0_3.DataOut
RXHASH1_2.Write	RXHASH1_2.DataOut
RXHASH0_2.DataOut	HASH0Out
MIIADDRESS_1.DataOut	MIIADDRESSOut
IPv4_L1_0.DataIn	IPv4_L1_0.DataOut
SetRxCIrq_sync1	SetRxCIrq_sync2
SetRxCIrq_sync2	ResetRxCIrq_sync1
SetRxCIrq_sync2	SetRxCIrq
SetRxCIrq_sync2	SetRxCIrq_sync3
SetRxCIrq_sync3	SetRxCIrq
RXHASH0_0.DataIn	RXHASH0_0.DataOut
RXHASH1_1.DataOut	HASH1Out
MIIMODER_0.DataOut	MIIMODEROut
MAC_ADDR1_1.DataIn	MAC_ADDR1_1.DataOut
INT_SOURCEOut	DataOut
MIICOMMAND0.Reset	MIICOMMAND0.DataOut
irq_rxe	int_o
irq_rxe	INT_SOURCEOut
irq_rxb	int_o
irq_rxb	INT_SOURCEOut
PACKETLEN_3.DataOut	PACKETLENOut
MAC_ADDR0_3.SyncReset	MAC_ADDR0_3.DataOut
MIIADDRESS_0.SyncReset	MIIADDRESS_0.DataOut
RXHASH1_0.DataIn	RXHASH1_0.DataOut
TXCTRL_Wr	TXCTRL_2.Write
TXCTRL_Wr	TXCTRL_1.Write
TXCTRL_Wr	TXCTRL_0.Write
INT_MASK_0.DataIn	INT_MASK_0.DataOut
RXHASH0_3.DataIn	RXHASH0_3.DataOut
RXHASH1_0.Write	RXHASH1_0.DataOut
RXHASH0_3.SyncReset	RXHASH0_3.DataOut
INT_SOURCE_Sel	INT_SOURCE_Wr
MIIRX_DATAOut	DataOut
RXHASH1_2.DataIn	RXHASH1_2.DataOut
DataIn	MIICOMMAND2.DataIn
DataIn	irq_busy
DataIn	RXHASH1_2.DataIn
DataIn	TXCTRL_2.DataIn
DataIn	PACKETLEN_2.DataIn
DataIn	MIIADDRESS_0.DataIn
DataIn	IPGT_0.DataIn
DataIn	IPGR2_0.DataIn
DataIn	MAC_ADDR0_3.DataIn
DataIn	IPv4_L1_1.DataIn
DataIn	TXCTRL_1.DataIn
DataIn	irq_txb
DataIn	irq_txc
DataIn	MAC_ADDR1_0.DataIn
DataIn	irq_txe
DataIn	IPv4_L1_2.DataIn
DataIn	RXHASH0_0.DataIn
DataIn	MODER_2.DataIn
DataIn	DMAC_ADDR1_0.DataIn
DataIn	INT_MASK_0.DataIn
DataIn	MODER_1.DataIn
DataIn	MAC_ADDR0_1.DataIn
DataIn	TX_BD_NUM_Wr
DataIn	RXHASH1_3.DataIn
DataIn	MAC_ADDR1_1.DataIn
DataIn	MIICOMMAND1.DataIn
DataIn	RXHASH1_1.DataIn
DataIn	COLLCONF_2.DataIn
DataIn	MAC_ADDR0_2.DataIn
DataIn	IPv4_L1_3.DataIn
DataIn	irq_rxe
DataIn	irq_rxb
DataIn	irq_rxc
DataIn	CTRLMODER_0.DataIn
DataIn	PACKETLEN_3.DataIn
DataIn	COLLCONF_0.DataIn
DataIn	MAC_ADDR0_0.DataIn
DataIn	MIITX_DATA_1.DataIn
DataIn	MIITX_DATA_0.DataIn
DataIn	MIICOMMAND0.DataIn
DataIn	DMAC_ADDR0_2.DataIn
DataIn	PACKETLEN_1.DataIn
DataIn	TXCTRL_0.DataIn
DataIn	IPv4_L1_0.DataIn
DataIn	DMAC_ADDR1_1.DataIn
DataIn	TX_BD_NUM_0.DataIn
DataIn	PACKETLEN_0.DataIn
DataIn	RXHASH1_0.DataIn
DataIn	DMAC_ADDR0_1.DataIn
DataIn	RXHASH0_3.DataIn
DataIn	MODER_0.DataIn
DataIn	RXHASH0_2.DataIn
DataIn	MIIMODER_0.DataIn
DataIn	DMAC_ADDR0_0.DataIn
DataIn	MIIADDRESS_1.DataIn
DataIn	RXHASH0_1.DataIn
DataIn	IPGR1_0.DataIn
DataIn	MIIMODER_1.DataIn
DataIn	DMAC_ADDR0_3.DataIn
irq_txb	int_o
irq_txb	INT_SOURCEOut
irq_txc	int_o
irq_txc	INT_SOURCEOut
RXHASH0_3.Reset	RXHASH0_3.DataOut
irq_txe	int_o
irq_txe	INT_SOURCEOut
MIICOMMAND0.SyncReset	MIICOMMAND0.DataOut
MODER_0.Reset	MODER_0.DataOut
HASH1_Wr	RXHASH1_2.Write
HASH1_Wr	RXHASH1_3.Write
HASH1_Wr	RXHASH1_0.Write
HASH1_Wr	RXHASH1_1.Write
TX_BD_NUM_0.DataOut	TX_BD_NUMOut
TxCtrlEndFrm	SetTxCIrq_txclk
MIITX_DATA_Sel	MIITX_DATA_Wr
MIIMODER_1.Reset	MIIMODER_1.DataOut
MIIMODER_0.SyncReset	MIIMODER_0.DataOut
StartTxDone	SetTxCIrq_txclk
RXHASH1_3.Write	RXHASH1_3.DataOut
IPv4_L1_3.DataIn	IPv4_L1_3.DataOut
RXHASH1_3.DataIn	RXHASH1_3.DataOut
MIICOMMAND_Wr	MIICOMMAND0.Write
MIICOMMAND_Wr	MIICOMMAND1.Write
MIICOMMAND_Wr	MIICOMMAND2.Write
MAC_ADDR0_1.DataOut	MAC_ADDR0Out
IPv4_L1_2.Reset	IPv4_L1_2.DataOut
WCtrlDataStart	MIICOMMAND2.SyncReset
MAC_ADDR0_3.DataOut	MAC_ADDR0Out
PACKETLEN_3.Write	PACKETLEN_3.DataOut
RXHASH0_1.DataIn	RXHASH0_1.DataOut
TX_BD_NUM_0.SyncReset	TX_BD_NUM_0.DataOut
Rw	Write
Rw	Read
TXCTRL_0.DataOut	TXCTRLOut
MAC_ADDR1_0.DataOut	MAC_ADDR1Out
MODER_1.DataOut	MODEROut
MODER_2.DataIn	MODER_2.DataOut
TX_BD_NUM_0.Write	TX_BD_NUM_0.DataOut
IPGR2_0.SyncReset	IPGR2_0.DataOut
MAC_ADDR0_2.SyncReset	MAC_ADDR0_2.DataOut
RXHASH0_0.Reset	RXHASH0_0.DataOut
INT_MASK_0.Write	INT_MASK_0.DataOut
INT_MASK_0.DataOut	INT_MASKOut
IPv4_L1_0.Write	IPv4_L1_0.DataOut
MAC_ADDR0_Wr	MAC_ADDR0_0.Write
MAC_ADDR0_Wr	MAC_ADDR0_1.Write
MAC_ADDR0_Wr	MAC_ADDR0_2.Write
MAC_ADDR0_Wr	MAC_ADDR0_3.Write
DMAC_ADDR0_1.Write	DMAC_ADDR0_1.DataOut
INT_MASKOut	int_o
INT_MASKOut	DataOut
MIITX_DATA_1.DataIn	MIITX_DATA_1.DataOut
COLLCONF_2.Reset	COLLCONF_2.DataOut
DMAC_ADDR0_0.DataOut	DMAC_ADDR0Out
RxB_IRQ	irq_rxb
SetTxCIrq_txclk	SetTxCIrq_sync1
PACKETLEN_0.DataIn	PACKETLEN_0.DataOut
DMAC_ADDR0_1.Reset	DMAC_ADDR0_1.DataOut
MIIADDRESS_1.DataIn	MIIADDRESS_1.DataOut
PACKETLEN_1.Write	PACKETLEN_1.DataOut
IPGR1_0.DataOut	IPGR1Out
PACKETLEN_2.DataIn	PACKETLEN_2.DataOut
DMAC_ADDR1_1.Reset	DMAC_ADDR1_1.DataOut
IPv4_L1_2.DataIn	IPv4_L1_2.DataOut
DMAC_ADDR0_0.Reset	DMAC_ADDR0_0.DataOut
MAC_ADDR0_0.Write	MAC_ADDR0_0.DataOut
MIIMODER_1.DataOut	MIIMODEROut
MODER_Wr	MODER_2.Write
MODER_Wr	MODER_0.Write
MODER_Wr	MODER_1.Write
MIIRX_DATA.Write	MIIRX_DATA.DataOut
HASH0Out	DataOut
HASH0Out	r_HASH0
MIIMODER_0.DataIn	MIIMODER_0.DataOut
RXHASH1_1.Reset	RXHASH1_1.DataOut
PACKETLEN_2.Write	PACKETLEN_2.DataOut
MODER_0.DataOut	MODEROut
DMAC_ADDR0_2.DataIn	DMAC_ADDR0_2.DataOut
r_RxFlow	SetRxCIrq_rxclk
UpdateMIIRX_DATAReg	MIIRX_DATA_Wr
TX_BD_NUMOut	r_TxBDNum
TX_BD_NUMOut	DataOut
TX_BD_NUMOut	r_RxEn
TX_BD_NUMOut	r_TxEn
DMAC_ADDR0_2.SyncReset	DMAC_ADDR0_2.DataOut
RXHASH0_1.SyncReset	RXHASH0_1.DataOut
MIICOMMAND0.Write	MIICOMMAND0.DataOut
COLLCONF_0.DataOut	COLLCONFOut
Clk	DMAC_ADDR0_3.Clk
Clk	MIIRX_DATA.Clk
Clk	MAC_ADDR0_3.Clk
Clk	MIITX_DATA_0.Clk
Clk	COLLCONF_0.Clk
Clk	RXHASH1_3.Clk
Clk	PACKETLEN_2.Clk
Clk	IPv4_L1_2.Clk
Clk	RXHASH1_1.Clk
Clk	DMAC_ADDR1_0.Clk
Clk	RXHASH0_2.Clk
Clk	COLLCONF_2.Clk
Clk	MIICOMMAND1.Clk
Clk	IPv4_L1_3.Clk
Clk	DMAC_ADDR0_1.Clk
Clk	MODER_2.Clk
Clk	PACKETLEN_1.Clk
Clk	MAC_ADDR0_0.Clk
Clk	MIIMODER_1.Clk
Clk	INT_MASK_0.Clk
Clk	DMAC_ADDR0_2.Clk
Clk	MAC_ADDR0_1.Clk
Clk	RXHASH0_1.Clk
Clk	MODER_0.Clk
Clk	MAC_ADDR1_0.Clk
Clk	CTRLMODER_0.Clk
Clk	MIICOMMAND2.Clk
Clk	IPGT_0.Clk
Clk	RXHASH0_0.Clk
Clk	MIITX_DATA_1.Clk
Clk	IPv4_L1_0.Clk
Clk	RXHASH1_0.Clk
Clk	MIICOMMAND0.Clk
Clk	MIIMODER_0.Clk
Clk	TXCTRL_1.Clk
Clk	IPGR2_0.Clk
Clk	MIIADDRESS_1.Clk
Clk	DMAC_ADDR1_1.Clk
Clk	MAC_ADDR0_2.Clk
Clk	MIIADDRESS_0.Clk
Clk	IPGR1_0.Clk
Clk	PACKETLEN_0.Clk
Clk	MODER_1.Clk
Clk	RXHASH0_3.Clk
Clk	DMAC_ADDR0_0.Clk
Clk	TXCTRL_0.Clk
Clk	MAC_ADDR1_1.Clk
Clk	TXCTRL_2.Clk
Clk	PACKETLEN_3.Clk
Clk	TX_BD_NUM_0.Clk
Clk	IPv4_L1_1.Clk
Clk	RXHASH1_2.Clk
IPv4_L1_2.SyncReset	IPv4_L1_2.DataOut
TXCTRL_Sel	TXCTRL_Wr
IPGR1_0.Write	IPGR1_0.DataOut
PACKETLEN_0.Reset	PACKETLEN_0.DataOut
RXHASH0_0.DataOut	HASH0Out
MAC_ADDR0_2.DataIn	MAC_ADDR0_2.DataOut
MIITX_DATA_0.Write	MIITX_DATA_0.DataOut
IPGR2_0.Reset	IPGR2_0.DataOut
DMAC_ADDR1_1.Write	DMAC_ADDR1_1.DataOut
PACKETLEN_1.DataIn	PACKETLEN_1.DataOut
NValid_stat	MIISTATUSOut
DMAC_ADDR1_0.DataOut	DMAC_ADDR1Out
PACKETLEN_0.DataOut	PACKETLENOut
IPv4_L1_3.Write	IPv4_L1_3.DataOut
IPGT_0.Reset	IPGT_0.DataOut
dbg_dat	DataOut
MIITX_DATA_1.DataOut	MIITX_DATAOut
MIICOMMAND0.DataOut	MIICOMMANDOut
MIIMODER_1.Write	MIIMODER_1.DataOut
IPGR1_0.Reset	IPGR1_0.DataOut
MAC_ADDR0_1.Reset	MAC_ADDR0_1.DataOut
CTRLMODER_Sel	CTRLMODER_Wr
INT_MASK_0.SyncReset	INT_MASK_0.DataOut
COLLCONF_0.Reset	COLLCONF_0.DataOut
MAC_ADDR1_0.Reset	MAC_ADDR1_0.DataOut
MIITX_DATA_Wr	MIITX_DATA_0.Write
MIITX_DATA_Wr	MIITX_DATA_1.Write
IPGR1_Wr	IPGR1_0.Write
PACKETLENOut	r_MinFL
PACKETLENOut	DataOut
PACKETLENOut	r_MaxFL
SetTxCIrq_sync2	SetTxCIrq
SetTxCIrq_sync2	ResetTxCIrq_sync1
SetTxCIrq_sync2	SetTxCIrq_sync3
MIIMODER_1.SyncReset	MIIMODER_1.DataOut
IPv4_L1_1.DataIn	IPv4_L1_1.DataOut
TXCTRL_0.Write	TXCTRL_0.DataOut
MIITX_DATA_0.DataOut	MIITX_DATAOut
SetTxCIrq_sync1	SetTxCIrq_sync2
SetTxCIrq_sync1	ResetTxCIrq_sync2
MODER_2.DataOut	MODEROut
MAC_ADDR1_0.SyncReset	MAC_ADDR1_0.DataOut
RXHASH0_2.Write	RXHASH0_2.DataOut
MAC_ADDR1_Sel	MAC_ADDR1_Wr
IPGR2_0.DataOut	IPGR2Out
COLLCONF_2.DataOut	COLLCONFOut
IPGT_Wr	IPGT_0.Write
IPGT_0.DataIn	IPGT_0.DataOut
ResetRxCIrq_sync3	SetRxCIrq_rxclk
ResetRxCIrq_sync2	ResetRxCIrq_sync3
ResetRxCIrq_sync2	SetRxCIrq_rxclk
ResetRxCIrq_sync1	ResetRxCIrq_sync2
MIISTATUSOut	DataOut
CTRLMODER_0.Write	CTRLMODER_0.DataOut
MODER_1.DataIn	MODER_1.DataOut
IPv4_L1_0.DataOut	IPv4_L1_out
RXHASH1_3.Reset	RXHASH1_3.DataOut
MIICOMMAND1.DataIn	MIICOMMAND1.DataOut
MODER_0.Write	MODER_0.DataOut
TXCTRL_2.SyncReset	TXCTRL_2.DataOut
COLLCONFOut	r_CollValid
COLLCONFOut	DataOut
COLLCONFOut	r_MaxRet
PACKETLEN_3.DataIn	PACKETLEN_3.DataOut
MAC_ADDR0_0.DataIn	MAC_ADDR0_0.DataOut
MIICOMMAND1.Reset	MIICOMMAND1.DataOut
MIIMODEROut	r_ClkDiv
MIIMODEROut	r_MiiNoPre
MIIMODEROut	DataOut
Busy_IRQ	irq_busy
MODER_1.Write	MODER_1.DataOut
RXHASH1_3.SyncReset	RXHASH1_3.DataOut
TX_BD_NUM_0.DataIn	TX_BD_NUM_0.DataOut
PACKETLEN_2.SyncReset	PACKETLEN_2.DataOut
IPv4_L1_1.SyncReset	IPv4_L1_1.DataOut
MIIRX_DATA.DataOut	MIIRX_DATAOut
TXCTRL_2.Write	TXCTRL_2.DataOut
RXHASH0_0.SyncReset	RXHASH0_0.DataOut
PACKETLEN_0.SyncReset	PACKETLEN_0.DataOut
IPv4_L1_3.Reset	IPv4_L1_3.DataOut
IPGT_0.Write	IPGT_0.DataOut
MAC_ADDR0_0.SyncReset	MAC_ADDR0_0.DataOut
DMAC_ADDR1_1.DataOut	DMAC_ADDR1Out
CTRLMODER_Wr	CTRLMODER_0.Write
DMAC_ADDR1_Wr	DMAC_ADDR1_0.Write
DMAC_ADDR1_Wr	DMAC_ADDR1_1.Write
MIIADDRESS_0.DataIn	MIIADDRESS_0.DataOut
MAC_ADDR0_2.Reset	MAC_ADDR0_2.DataOut
MAC_ADDR0_3.Reset	MAC_ADDR0_3.DataOut
MAC_ADDR1Out	DataOut
MAC_ADDR1Out	r_MAC
DMAC_ADDR0_2.Write	DMAC_ADDR0_2.DataOut
MIITX_DATA_0.DataIn	MIITX_DATA_0.DataOut
MODER_2.Write	MODER_2.DataOut
INT_MASK_0.Reset	INT_MASK_0.DataOut
PACKETLEN_0.Write	PACKETLEN_0.DataOut
MAC_ADDR0_3.Write	MAC_ADDR0_3.DataOut
DMAC_ADDR1_0.Write	DMAC_ADDR1_0.DataOut
MIIRX_DATA.SyncReset	MIIRX_DATA.DataOut
RXHASH0_3.DataOut	HASH0Out
MIIRX_DATA.Reset	MIIRX_DATA.DataOut
IPGR2_0.DataIn	IPGR2_0.DataOut
TX_BD_NUM_0.Reset	TX_BD_NUM_0.DataOut
Busy_stat	MIISTATUSOut
RStatStart	MIICOMMAND1.SyncReset
CTRLMODER_0.DataOut	CTRLMODEROut
DMAC_ADDR1Out	r_DMAC
RXHASH0_1.DataOut	HASH0Out
IPGT_0.SyncReset	IPGT_0.DataOut
MIICOMMAND2.DataOut	MIICOMMANDOut
IPv4_L1_3.DataOut	IPv4_L1_out
MAC_ADDR1_1.DataOut	MAC_ADDR1Out
HASH0_Wr	RXHASH0_3.Write
HASH0_Wr	RXHASH0_2.Write
HASH0_Wr	RXHASH0_1.Write
HASH0_Wr	RXHASH0_0.Write
CTRLMODER_0.Reset	CTRLMODER_0.DataOut
IPGR2Out	r_IPGR2
IPGR2Out	DataOut
IPv4_L1_out	DataOut
MODER_1.SyncReset	MODER_1.DataOut
COLLCONF_Sel	COLLCONF_Wr
Cs	Write
Cs	Read
DMAC_ADDR0_2.Reset	DMAC_ADDR0_2.DataOut
DMAC_ADDR0_3.Reset	DMAC_ADDR0_3.DataOut
DMAC_ADDR0_0.SyncReset	DMAC_ADDR0_0.DataOut
IPGR1_Sel	IPGR1_Wr
RXHASH0_1.Reset	RXHASH0_1.DataOut
MAC_ADDR0_Sel	MAC_ADDR0_Wr
DMAC_ADDR0Out	r_DMAC
Write	DMAC_ADDR0_Wr
Write	DMAC_ADDR1_Wr
Write	IPGT_Wr
Write	MAC_ADDR1_Wr
Write	INT_SOURCE_Wr
Write	MIIMODER_Wr
Write	CTRLMODER_Wr
Write	PACKETLEN_Wr
Write	TX_BD_NUM_Wr
Write	MIIADDRESS_Wr
Write	MODER_Wr
Write	INT_MASK_Wr
Write	MIITX_DATA_Wr
Write	IPGR1_Wr
Write	MAC_ADDR0_Wr
Write	MIICOMMAND_Wr
Write	HASH1_Wr
Write	HASH0_Wr
Write	TXCTRL_Wr
Write	IPv4_L1_Wr
Write	COLLCONF_Wr
Write	IPGR2_Wr
MIITX_DATA_1.Write	MIITX_DATA_1.DataOut
IPv4_L1_0.SyncReset	IPv4_L1_0.DataOut
MIIADDRESS_0.Reset	MIIADDRESS_0.DataOut
RXHASH1_2.SyncReset	RXHASH1_2.DataOut
IPGR2_Sel	IPGR2_Wr
COLLCONF_0.Write	COLLCONF_0.DataOut
Address	IPGR1_Sel
Address	MAC_ADDR0_Sel
Address	MIIADDRESS_Sel
Address	IPv4_L1_Sel
Address	TX_BD_NUM_Sel
Address	CTRLMODER_Sel
Address	MIIMODER_Sel
Address	DMAC_ADDR1_Sel
Address	MIITX_DATA_Sel
Address	HASH0_Sel
Address	DMAC_ADDR0_Sel
Address	MODER_Sel
Address	TXCTRL_Sel
Address	MIICOMMAND_Sel
Address	INT_MASK_Sel
Address	HASH1_Sel
Address	PACKETLEN_Sel
Address	RXCTRL_Sel
Address	MAC_ADDR1_Sel
Address	DBG_REG_Sel
Address	IPGT_Sel
Address	IPGR2_Sel
Address	DataOut
Address	COLLCONF_Sel
Address	INT_SOURCE_Sel
CTRLMODER_0.SyncReset	CTRLMODER_0.DataOut
MIIMODER_Sel	MIIMODER_Wr
TXCTRL_1.Reset	TXCTRL_1.DataOut
MIICOMMAND0.DataIn	MIICOMMAND0.DataOut
DMAC_ADDR0_1.SyncReset	DMAC_ADDR0_1.DataOut
MIITX_DATA_0.SyncReset	MIITX_DATA_0.DataOut
PACKETLEN_Sel	PACKETLEN_Wr
MIICOMMAND2.Write	MIICOMMAND2.DataOut
RXHASH0_2.DataIn	RXHASH0_2.DataOut
RXHASH1_0.DataOut	HASH1Out
DMAC_ADDR1_1.SyncReset	DMAC_ADDR1_1.DataOut
SetRxCIrq_rxclk	SetRxCIrq_sync1
MIICOMMAND2.DataIn	MIICOMMAND2.DataOut
DMAC_ADDR0_3.SyncReset	DMAC_ADDR0_3.DataOut
TXCTRL_2.DataIn	TXCTRL_2.DataOut
MIIADDRESS_0.Write	MIIADDRESS_0.DataOut
MAC_ADDR1_1.Write	MAC_ADDR1_1.DataOut
MIICOMMANDOut	r_RStat
MIICOMMANDOut	r_ScanStat
MIICOMMANDOut	DataOut
MIICOMMANDOut	r_WCtrlData
IPGT_0.DataOut	IPGTOut
MIITX_DATA_0.Reset	MIITX_DATA_0.DataOut
TX_BD_NUM_Sel	TX_BD_NUM_Wr
INT_MASK_Sel	INT_MASK_Wr
MIIADDRESSOut	r_FIAD
MIIADDRESSOut	DataOut
MIIADDRESSOut	r_RGAD
RXHASH0_0.Write	RXHASH0_0.DataOut
COLLCONF_2.DataIn	COLLCONF_2.DataOut
MIIMODER_0.Reset	MIIMODER_0.DataOut
Reset	DMAC_ADDR0_3.Reset
Reset	PACKETLEN_3.Reset
Reset	irq_busy
Reset	MIIMODER_0.Reset
Reset	RXHASH0_1.Reset
Reset	MIIADDRESS_1.Reset
Reset	DMAC_ADDR1_0.Reset
Reset	MIIRX_DATA.Reset
Reset	MODER_2.Reset
Reset	SetTxCIrq
Reset	SetRxCIrq_sync2
Reset	SetRxCIrq_sync3
Reset	ResetRxCIrq_sync3
Reset	ResetRxCIrq_sync2
Reset	ResetRxCIrq_sync1
Reset	irq_txc
Reset	RXHASH0_3.Reset
Reset	irq_txe
Reset	DMAC_ADDR1_1.Reset
Reset	MIITX_DATA_0.Reset
Reset	MODER_1.Reset
Reset	MAC_ADDR0_1.Reset
Reset	MODER_0.Reset
Reset	MAC_ADDR0_3.Reset
Reset	TXCTRL_1.Reset
Reset	RXHASH1_3.Reset
Reset	PACKETLEN_0.Reset
Reset	MIIADDRESS_0.Reset
Reset	RXHASH0_2.Reset
Reset	PACKETLEN_1.Reset
Reset	COLLCONF_0.Reset
Reset	MIIMODER_1.Reset
Reset	IPv4_L1_0.Reset
Reset	MAC_ADDR0_2.Reset
Reset	CTRLMODER_0.Reset
Reset	DMAC_ADDR0_0.Reset
Reset	MIICOMMAND0.Reset
Reset	irq_rxe
Reset	irq_rxb
Reset	irq_rxc
Reset	IPGR1_0.Reset
Reset	MAC_ADDR0_0.Reset
Reset	PACKETLEN_2.Reset
Reset	RXHASH1_1.Reset
Reset	SetTxCIrq_sync2
Reset	SetTxCIrq_sync3
Reset	SetRxCIrq_sync1
Reset	RXHASH0_0.Reset
Reset	COLLCONF_2.Reset
Reset	MIICOMMAND1.Reset
Reset	SetTxCIrq_sync1
Reset	TXCTRL_2.Reset
Reset	SetTxCIrq_txclk
Reset	RXHASH1_0.Reset
Reset	MAC_ADDR1_1.Reset
Reset	INT_MASK_0.Reset
Reset	IPv4_L1_2.Reset
Reset	IPv4_L1_1.Reset
Reset	IPGT_0.Reset
Reset	MIITX_DATA_1.Reset
Reset	RXHASH1_2.Reset
Reset	irq_txb
Reset	TX_BD_NUM_0.Reset
Reset	MIICOMMAND2.Reset
Reset	IPv4_L1_3.Reset
Reset	SetRxCIrq
Reset	MAC_ADDR1_0.Reset
Reset	IPGR2_0.Reset
Reset	TXCTRL_0.Reset
Reset	SetRxCIrq_rxclk
Reset	DMAC_ADDR0_1.Reset
Reset	ResetTxCIrq_sync1
Reset	DMAC_ADDR0_2.Reset
Reset	ResetTxCIrq_sync2
RXHASH1_1.DataIn	RXHASH1_1.DataOut
MIITX_DATA_1.SyncReset	MIITX_DATA_1.DataOut
TXCTRLOut	DataOut
TXCTRLOut	r_TxPauseTV
TXCTRLOut	r_TxPauseRq
IPv4_L1_Sel	IPv4_L1_Wr
COLLCONF_2.SyncReset	COLLCONF_2.DataOut
RXHASH0_1.Write	RXHASH0_1.DataOut
COLLCONF_2.Write	COLLCONF_2.DataOut
MAC_ADDR0_2.Write	MAC_ADDR0_2.DataOut
IPv4_L1_0.Reset	IPv4_L1_0.DataOut
TXCTRL_0.SyncReset	TXCTRL_0.DataOut
MIIADDRESS_1.Reset	MIIADDRESS_1.DataOut
DMAC_ADDR1_0.Reset	DMAC_ADDR1_0.DataOut
RstTxPauseRq	TXCTRL_2.SyncReset
DMAC_ADDR1_0.SyncReset	DMAC_ADDR1_0.DataOut
DMAC_ADDR0_Sel	DMAC_ADDR0_Wr
MIICOMMAND1.DataOut	MIICOMMANDOut
RXHASH0_2.Reset	RXHASH0_2.DataOut
MAC_ADDR0_2.DataOut	MAC_ADDR0Out
DMAC_ADDR0_1.DataIn	DMAC_ADDR0_1.DataOut
TxE_IRQ	irq_txe
IPv4_L1_1.Write	IPv4_L1_1.DataOut
CTRLMODER_0.DataIn	CTRLMODER_0.DataOut
RXHASH1_1.SyncReset	RXHASH1_1.DataOut
DMAC_ADDR1_1.DataIn	DMAC_ADDR1_1.DataOut
TXCTRL_0.Reset	TXCTRL_0.DataOut
IPGR2_Wr	IPGR2_0.Write
Prsd	MIIRX_DATA.DataIn
MAC_ADDR0_1.SyncReset	MAC_ADDR0_1.DataOut
SetPauseTimer	SetRxCIrq_rxclk
PACKETLEN_1.SyncReset	PACKETLEN_1.DataOut
TXCTRL_2.DataOut	TXCTRLOut
MIIRX_DATA_Wr	MIIRX_DATA.Write
HASH1Out	DataOut
HASH1Out	r_HASH1
MIITX_DATAOut	DataOut
MIITX_DATAOut	r_CtrlData
MIICOMMAND2.SyncReset	MIICOMMAND2.DataOut
PACKETLEN_Wr	PACKETLEN_2.Write
PACKETLEN_Wr	PACKETLEN_3.Write
PACKETLEN_Wr	PACKETLEN_0.Write
PACKETLEN_Wr	PACKETLEN_1.Write
MAC_ADDR0_1.DataIn	MAC_ADDR0_1.DataOut
MAC_ADDR1_1.SyncReset	MAC_ADDR1_1.DataOut
TX_BD_NUM_Wr	TX_BD_NUM_0.Write
RXHASH1_0.Reset	RXHASH1_0.DataOut
RxE_IRQ	irq_rxe
SetTxCIrq_sync3	SetTxCIrq
MODEROut	r_Pad
MODEROut	r_LoopBck
MODEROut	r_TxEn
MODEROut	r_DlyCrcEn
MODEROut	r_RxEn
MODEROut	r_Iam
MODEROut	r_HugEn
MODEROut	r_IFG
MODEROut	DataOut
MODEROut	r_NoPre
MODEROut	r_FullD
MODEROut	r_NoBckof
MODEROut	r_RecSmall
MODEROut	r_Bro
MODEROut	r_CrcEn
MODEROut	r_Pro
MODEROut	r_ExDfrEn
r_TxFlow	SetTxCIrq_txclk
IPv4_L1_2.DataOut	IPv4_L1_out
RXHASH0_2.SyncReset	RXHASH0_2.DataOut
RXHASH0_3.Write	RXHASH0_3.DataOut
COLLCONF_0.SyncReset	COLLCONF_0.DataOut
MAC_ADDR1_1.Reset	MAC_ADDR1_1.DataOut
IPGR2_0.Write	IPGR2_0.DataOut
LinkFail	MIISTATUSOut
TxB_IRQ	irq_txb
MIIMODER_1.DataIn	MIIMODER_1.DataOut
IPGR1_0.SyncReset	IPGR1_0.DataOut
RXHASH1_2.Reset	RXHASH1_2.DataOut
MODER_0.DataIn	MODER_0.DataOut
MODER_0.SyncReset	MODER_0.DataOut
MODER_Sel	MODER_Wr
MIIRX_DATA.DataIn	MIIRX_DATA.DataOut
RXHASH1_3.DataOut	HASH1Out
IPGR1Out	r_IPGR1
IPGR1Out	DataOut
MIIADDRESS_0.DataOut	MIIADDRESSOut
MIIADDRESS_1.SyncReset	MIIADDRESS_1.DataOut
MIIADDRESS_Sel	MIIADDRESS_Wr
IPv4_L1_1.Reset	IPv4_L1_1.DataOut
MODER_1.Reset	MODER_1.DataOut
RXHASH1_1.Write	RXHASH1_1.DataOut
irq_rxc	int_o
irq_rxc	INT_SOURCEOut
DMAC_ADDR1_0.DataIn	DMAC_ADDR1_0.DataOut
INT_SOURCE_Wr	irq_busy
INT_SOURCE_Wr	irq_rxe
INT_SOURCE_Wr	irq_rxb
INT_SOURCE_Wr	irq_rxc
INT_SOURCE_Wr	irq_txb
INT_SOURCE_Wr	irq_txc
INT_SOURCE_Wr	irq_txe
MIIADDRESS_1.Write	MIIADDRESS_1.DataOut
Read	DataOut
MODER_2.Reset	MODER_2.DataOut
DMAC_ADDR0_3.DataOut	DMAC_ADDR0Out
TXCTRL_0.DataIn	TXCTRL_0.DataOut
INT_MASK_Wr	INT_MASK_0.Write
RXHASH1_2.DataOut	HASH1Out
DMAC_ADDR0_1.DataOut	DMAC_ADDR0Out
MIICOMMAND_Sel	MIICOMMAND_Wr
MAC_ADDR0_0.Reset	MAC_ADDR0_0.DataOut
DMAC_ADDR0_3.Write	DMAC_ADDR0_3.DataOut
TXCTRL_1.Write	TXCTRL_1.DataOut
HASH1_Sel	HASH1_Wr
IPGT_Sel	IPGT_Wr
DMAC_ADDR0_0.DataIn	DMAC_ADDR0_0.DataOut
ResetTxCIrq_sync2	SetTxCIrq_txclk
IPGR1_0.DataIn	IPGR1_0.DataOut
DMAC_ADDR0_3.DataIn	DMAC_ADDR0_3.DataOut