###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       252615   # Number of WRITE/WRITEP commands
num_reads_done                 =      1270710   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1012762   # Number of read row buffer hits
num_read_cmds                  =      1270707   # Number of READ/READP commands
num_writes_done                =       252633   # Number of read requests issued
num_write_row_hits             =       176478   # Number of write row buffer hits
num_act_cmds                   =       336605   # Number of ACT commands
num_pre_cmds                   =       336574   # Number of PRE commands
num_ondemand_pres              =       310767   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9549992   # Cyles of rank active rank.0
rank_active_cycles.1           =      9353623   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       450008   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       646377   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1455039   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28020   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4538   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2754   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2202   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2705   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          713   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          823   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22729   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          205   # Write cmd latency (cycles)
write_latency[40-59]           =          217   # Write cmd latency (cycles)
write_latency[60-79]           =          385   # Write cmd latency (cycles)
write_latency[80-99]           =          625   # Write cmd latency (cycles)
write_latency[100-119]         =         1045   # Write cmd latency (cycles)
write_latency[120-139]         =         1663   # Write cmd latency (cycles)
write_latency[140-159]         =         2399   # Write cmd latency (cycles)
write_latency[160-179]         =         3357   # Write cmd latency (cycles)
write_latency[180-199]         =         4286   # Write cmd latency (cycles)
write_latency[200-]            =       238402   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       337063   # Read request latency (cycles)
read_latency[40-59]            =       132812   # Read request latency (cycles)
read_latency[60-79]            =       139748   # Read request latency (cycles)
read_latency[80-99]            =        84143   # Read request latency (cycles)
read_latency[100-119]          =        67240   # Read request latency (cycles)
read_latency[120-139]          =        56453   # Read request latency (cycles)
read_latency[140-159]          =        44381   # Read request latency (cycles)
read_latency[160-179]          =        37672   # Read request latency (cycles)
read_latency[180-199]          =        31986   # Read request latency (cycles)
read_latency[200-]             =       339206   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.26105e+09   # Write energy
read_energy                    =  5.12349e+09   # Read energy
act_energy                     =  9.20951e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.16004e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10261e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9592e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83666e+09   # Active standby energy rank.1
average_read_latency           =      188.366   # Average read request latency (cycles)
average_interarrival           =      6.56414   # Average request interarrival latency (cycles)
total_energy                   =  2.03323e+10   # Total energy (pJ)
average_power                  =      2033.23   # Average power (mW)
average_bandwidth              =      12.9992   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       263090   # Number of WRITE/WRITEP commands
num_reads_done                 =      1331216   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1039235   # Number of read row buffer hits
num_read_cmds                  =      1331218   # Number of READ/READP commands
num_writes_done                =       263100   # Number of read requests issued
num_write_row_hits             =       187772   # Number of write row buffer hits
num_act_cmds                   =       370200   # Number of ACT commands
num_pre_cmds                   =       370170   # Number of PRE commands
num_ondemand_pres              =       344554   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469082   # Cyles of rank active rank.0
rank_active_cycles.1           =      9439186   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530918   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       560814   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1528513   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4383   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2547   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2750   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2145   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2656   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1100   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          674   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          813   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22546   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          170   # Write cmd latency (cycles)
write_latency[40-59]           =          198   # Write cmd latency (cycles)
write_latency[60-79]           =          328   # Write cmd latency (cycles)
write_latency[80-99]           =          543   # Write cmd latency (cycles)
write_latency[100-119]         =          837   # Write cmd latency (cycles)
write_latency[120-139]         =         1313   # Write cmd latency (cycles)
write_latency[140-159]         =         1938   # Write cmd latency (cycles)
write_latency[160-179]         =         2663   # Write cmd latency (cycles)
write_latency[180-199]         =         3475   # Write cmd latency (cycles)
write_latency[200-]            =       251596   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       306277   # Read request latency (cycles)
read_latency[40-59]            =       124501   # Read request latency (cycles)
read_latency[60-79]            =       135987   # Read request latency (cycles)
read_latency[80-99]            =        84655   # Read request latency (cycles)
read_latency[100-119]          =        68699   # Read request latency (cycles)
read_latency[120-139]          =        58650   # Read request latency (cycles)
read_latency[140-159]          =        46675   # Read request latency (cycles)
read_latency[160-179]          =        39534   # Read request latency (cycles)
read_latency[180-199]          =        34869   # Read request latency (cycles)
read_latency[200-]             =       431365   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.31335e+09   # Write energy
read_energy                    =  5.36747e+09   # Read energy
act_energy                     =  1.01287e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54841e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.69191e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90871e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89005e+09   # Active standby energy rank.1
average_read_latency           =      234.198   # Average read request latency (cycles)
average_interarrival           =      6.27175   # Average request interarrival latency (cycles)
total_energy                   =  2.07211e+10   # Total energy (pJ)
average_power                  =      2072.11   # Average power (mW)
average_bandwidth              =      13.6048   # Average bandwidth
