

================================================================
== Vitis HLS Report for 'phasedetector'
================================================================
* Date:           Sat Dec 14 12:31:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        phasedetector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.305 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_fu_110             |fir             |      170|      170|  1.700 us|  1.700 us|   30|   30|      yes|
        |grp_cordiccart2pol_fu_124  |cordiccart2pol  |       86|       86|  0.860 us|  0.860 us|    1|    1|      yes|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        ?|        ?|       260|         90|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     62|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   45|   22159|  23832|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    539|    -|
|Register         |        -|    -|     251|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   45|   22410|  24433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   20|      21|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+-------+-------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------+----------------+---------+----+-------+-------+-----+
    |grp_cordiccart2pol_fu_124  |cordiccart2pol  |        0|  35|   8778|  14867|    0|
    |grp_fir_fu_110             |fir             |        8|  10|  13381|   8965|    0|
    +---------------------------+----------------+---------+----+-------+-------+-----+
    |Total                      |                |        8|  45|  22159|  23832|    0|
    +---------------------------+----------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_163_p2   |         +|   0|  0|  38|          31|           1|
    |ap_condition_1618    |       and|   0|  0|   2|           1|           1|
    |ap_condition_188     |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_147_p2  |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  62|          66|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |R_o                               |    9|          2|   32|         64|
    |Theta_o                           |    9|          2|   32|         64|
    |ap_NS_fsm                         |  458|         91|    1|         91|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |    9|          2|   31|         62|
    |i_fu_62                           |    9|          2|   31|         62|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  539|        109|  132|        353|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  90|   0|   90|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |grp_fir_fu_110_ap_start_reg       |   1|   0|    1|          0|
    |i_1_reg_209                       |  31|   0|   31|          0|
    |i_fu_62                           |  31|   0|   31|          0|
    |icmp_ln30_reg_215                 |   1|   0|    1|          0|
    |icmp_ln30_reg_215_pp0_iter1_reg   |   1|   0|    1|          0|
    |trunc_ln31_reg_229                |  27|   0|   27|          0|
    |x_reg_234                         |  32|   0|   32|          0|
    |y_reg_239                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 251|   0|  251|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|I               |   in|   32|     ap_none|              I|       pointer|
|Q               |   in|   32|     ap_none|              Q|       pointer|
|R_i             |   in|   32|     ap_ovld|              R|       pointer|
|R_o             |  out|   32|     ap_ovld|              R|       pointer|
|R_o_ap_vld      |  out|    1|     ap_ovld|              R|       pointer|
|Theta_i         |   in|   32|     ap_ovld|          Theta|       pointer|
|Theta_o         |  out|   32|     ap_ovld|          Theta|       pointer|
|Theta_o_ap_vld  |  out|    1|     ap_ovld|          Theta|       pointer|
|length_r        |   in|   32|     ap_none|       length_r|        scalar|
+----------------+-----+-----+------------+---------------+--------------+

