{
  "version": "2.0.0",
  "tasks": [
    {
      "label": "Run Verilog Simulation",
      "type": "shell",
      "command": "cmd",
      "args": [
        "/c",
        "iverilog -g2012 -o simulation_bin.out DataPath.v ALU.v register.v Bus.v adder.v and_or.v tutorial_tb.v && vvp simulation_bin.out && gtkwave waveforms.vcd"
      ],
      "options": {
        "cwd": "${workspaceFolder}"
      },
      "group": {
        "kind": "build",
        "isDefault": true
      },
      "problemMatcher": []
    },
    {
      "label": "Test ALU",
      "type": "shell",
      "command": "cmd",
      "args": [
        "/c",
        "cd Phase1 && iverilog -g2012 -o alu_test.out ALU.v ALU_tb.v adder.v and_or.v NRDivider.v && vvp alu_test.out && gtkwave wave.vcd"
      ],
      "options": {
        "cwd": "${workspaceFolder}"
      },
      "group": "build",
      "problemMatcher": []
    }
  ]
}