/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Register Enum Values                                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_ENUM
#undef GET_REGINFO_ENUM
namespace llvm {

class MCRegisterClass;
extern const MCRegisterClass MipsMCRegisterClasses[];

namespace Mips {
enum {
  NoRegister,
  AT = 1,
  DSPCCond = 2,
  DSPCarry = 3,
  DSPEFI = 4,
  DSPOutFlag = 5,
  DSPPos = 6,
  DSPSCount = 7,
  FP = 8,
  GP = 9,
  MSAAccess = 10,
  MSACSR = 11,
  MSAIR = 12,
  MSAMap = 13,
  MSAModify = 14,
  MSARequest = 15,
  MSASave = 16,
  MSAUnmap = 17,
  PC = 18,
  RA = 19,
  SP = 20,
  ZERO = 21,
  A0 = 22,
  A1 = 23,
  A2 = 24,
  A3 = 25,
  AC0 = 26,
  AC1 = 27,
  AC2 = 28,
  AC3 = 29,
  AT_64 = 30,
  COP20 = 31,
  COP21 = 32,
  COP22 = 33,
  COP23 = 34,
  COP24 = 35,
  COP25 = 36,
  COP26 = 37,
  COP27 = 38,
  COP28 = 39,
  COP29 = 40,
  COP210 = 41,
  COP211 = 42,
  COP212 = 43,
  COP213 = 44,
  COP214 = 45,
  COP215 = 46,
  COP216 = 47,
  COP217 = 48,
  COP218 = 49,
  COP219 = 50,
  COP220 = 51,
  COP221 = 52,
  COP222 = 53,
  COP223 = 54,
  COP224 = 55,
  COP225 = 56,
  COP226 = 57,
  COP227 = 58,
  COP228 = 59,
  COP229 = 60,
  COP230 = 61,
  COP231 = 62,
  D0 = 63,
  D1 = 64,
  D2 = 65,
  D3 = 66,
  D4 = 67,
  D5 = 68,
  D6 = 69,
  D7 = 70,
  D8 = 71,
  D9 = 72,
  D10 = 73,
  D11 = 74,
  D12 = 75,
  D13 = 76,
  D14 = 77,
  D15 = 78,
  DSPOutFlag20 = 79,
  DSPOutFlag21 = 80,
  DSPOutFlag22 = 81,
  DSPOutFlag23 = 82,
  F0 = 83,
  F1 = 84,
  F2 = 85,
  F3 = 86,
  F4 = 87,
  F5 = 88,
  F6 = 89,
  F7 = 90,
  F8 = 91,
  F9 = 92,
  F10 = 93,
  F11 = 94,
  F12 = 95,
  F13 = 96,
  F14 = 97,
  F15 = 98,
  F16 = 99,
  F17 = 100,
  F18 = 101,
  F19 = 102,
  F20 = 103,
  F21 = 104,
  F22 = 105,
  F23 = 106,
  F24 = 107,
  F25 = 108,
  F26 = 109,
  F27 = 110,
  F28 = 111,
  F29 = 112,
  F30 = 113,
  F31 = 114,
  FCC0 = 115,
  FCC1 = 116,
  FCC2 = 117,
  FCC3 = 118,
  FCC4 = 119,
  FCC5 = 120,
  FCC6 = 121,
  FCC7 = 122,
  FCR0 = 123,
  FCR1 = 124,
  FCR2 = 125,
  FCR3 = 126,
  FCR4 = 127,
  FCR5 = 128,
  FCR6 = 129,
  FCR7 = 130,
  FCR8 = 131,
  FCR9 = 132,
  FCR10 = 133,
  FCR11 = 134,
  FCR12 = 135,
  FCR13 = 136,
  FCR14 = 137,
  FCR15 = 138,
  FCR16 = 139,
  FCR17 = 140,
  FCR18 = 141,
  FCR19 = 142,
  FCR20 = 143,
  FCR21 = 144,
  FCR22 = 145,
  FCR23 = 146,
  FCR24 = 147,
  FCR25 = 148,
  FCR26 = 149,
  FCR27 = 150,
  FCR28 = 151,
  FCR29 = 152,
  FCR30 = 153,
  FCR31 = 154,
  FP_64 = 155,
  F_HI0 = 156,
  F_HI1 = 157,
  F_HI2 = 158,
  F_HI3 = 159,
  F_HI4 = 160,
  F_HI5 = 161,
  F_HI6 = 162,
  F_HI7 = 163,
  F_HI8 = 164,
  F_HI9 = 165,
  F_HI10 = 166,
  F_HI11 = 167,
  F_HI12 = 168,
  F_HI13 = 169,
  F_HI14 = 170,
  F_HI15 = 171,
  F_HI16 = 172,
  F_HI17 = 173,
  F_HI18 = 174,
  F_HI19 = 175,
  F_HI20 = 176,
  F_HI21 = 177,
  F_HI22 = 178,
  F_HI23 = 179,
  F_HI24 = 180,
  F_HI25 = 181,
  F_HI26 = 182,
  F_HI27 = 183,
  F_HI28 = 184,
  F_HI29 = 185,
  F_HI30 = 186,
  F_HI31 = 187,
  GP_64 = 188,
  HI0 = 189,
  HI1 = 190,
  HI2 = 191,
  HI3 = 192,
  HWR29 = 193,
  K0 = 194,
  K1 = 195,
  LO0 = 196,
  LO1 = 197,
  LO2 = 198,
  LO3 = 199,
  RA_64 = 200,
  S0 = 201,
  S1 = 202,
  S2 = 203,
  S3 = 204,
  S4 = 205,
  S5 = 206,
  S6 = 207,
  S7 = 208,
  SP_64 = 209,
  T0 = 210,
  T1 = 211,
  T2 = 212,
  T3 = 213,
  T4 = 214,
  T5 = 215,
  T6 = 216,
  T7 = 217,
  T8 = 218,
  T9 = 219,
  V0 = 220,
  V1 = 221,
  W0 = 222,
  W1 = 223,
  W2 = 224,
  W3 = 225,
  W4 = 226,
  W5 = 227,
  W6 = 228,
  W7 = 229,
  W8 = 230,
  W9 = 231,
  W10 = 232,
  W11 = 233,
  W12 = 234,
  W13 = 235,
  W14 = 236,
  W15 = 237,
  W16 = 238,
  W17 = 239,
  W18 = 240,
  W19 = 241,
  W20 = 242,
  W21 = 243,
  W22 = 244,
  W23 = 245,
  W24 = 246,
  W25 = 247,
  W26 = 248,
  W27 = 249,
  W28 = 250,
  W29 = 251,
  W30 = 252,
  W31 = 253,
  ZERO_64 = 254,
  A0_64 = 255,
  A1_64 = 256,
  A2_64 = 257,
  A3_64 = 258,
  AC0_64 = 259,
  D0_64 = 260,
  D1_64 = 261,
  D2_64 = 262,
  D3_64 = 263,
  D4_64 = 264,
  D5_64 = 265,
  D6_64 = 266,
  D7_64 = 267,
  D8_64 = 268,
  D9_64 = 269,
  D10_64 = 270,
  D11_64 = 271,
  D12_64 = 272,
  D13_64 = 273,
  D14_64 = 274,
  D15_64 = 275,
  D16_64 = 276,
  D17_64 = 277,
  D18_64 = 278,
  D19_64 = 279,
  D20_64 = 280,
  D21_64 = 281,
  D22_64 = 282,
  D23_64 = 283,
  D24_64 = 284,
  D25_64 = 285,
  D26_64 = 286,
  D27_64 = 287,
  D28_64 = 288,
  D29_64 = 289,
  D30_64 = 290,
  D31_64 = 291,
  DSPOutFlag16_19 = 292,
  HI0_64 = 293,
  K0_64 = 294,
  K1_64 = 295,
  LO0_64 = 296,
  S0_64 = 297,
  S1_64 = 298,
  S2_64 = 299,
  S3_64 = 300,
  S4_64 = 301,
  S5_64 = 302,
  S6_64 = 303,
  S7_64 = 304,
  T0_64 = 305,
  T1_64 = 306,
  T2_64 = 307,
  T3_64 = 308,
  T4_64 = 309,
  T5_64 = 310,
  T6_64 = 311,
  T7_64 = 312,
  T8_64 = 313,
  T9_64 = 314,
  V0_64 = 315,
  V1_64 = 316,
  NUM_TARGET_REGS 	// 317
};
}

// Register classes
namespace Mips {
enum {
  CCRRegClassID = 0,
  COP2RegClassID = 1,
  DSPRRegClassID = 2,
  FGR32RegClassID = 3,
  FGRH32RegClassID = 4,
  GPR32RegClassID = 5,
  CPU16RegsPlusSPRegClassID = 6,
  CPU16RegsRegClassID = 7,
  FCCRegClassID = 8,
  MSACtrlRegClassID = 9,
  HI32DSPRegClassID = 10,
  LO32DSPRegClassID = 11,
  CPURARegRegClassID = 12,
  CPUSPRegRegClassID = 13,
  DSPCCRegClassID = 14,
  HI32RegClassID = 15,
  HWRegsRegClassID = 16,
  LO32RegClassID = 17,
  FGR64RegClassID = 18,
  GPR64RegClassID = 19,
  AFGR64RegClassID = 20,
  GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID = 21,
  GPR64_with_sub_32_in_CPU16RegsRegClassID = 22,
  ACC64DSPRegClassID = 23,
  ACC64RegClassID = 24,
  GPR64_with_sub_32_in_CPURARegRegClassID = 25,
  GPR64_with_sub_32_in_CPUSPRegRegClassID = 26,
  HI64RegClassID = 27,
  LO64RegClassID = 28,
  MSA128BRegClassID = 29,
  MSA128DRegClassID = 30,
  MSA128HRegClassID = 31,
  MSA128WRegClassID = 32,
  ACC128RegClassID = 33
  };
}

// Subregister indices
namespace Mips {
enum {
  NoSubRegister,
  sub_32,	// 1
  sub_64,	// 2
  sub_dsp16_19,	// 3
  sub_dsp20,	// 4
  sub_dsp21,	// 5
  sub_dsp22,	// 6
  sub_dsp23,	// 7
  sub_hi,	// 8
  sub_lo,	// 9
  sub_hi_then_sub_32,	// 10
  sub_32_sub_hi_then_sub_32,	// 11
  NUM_TARGET_SUBREGS
};
}
} // End llvm namespace 
#endif // GET_REGINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*MC Register Information                                                     *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_MC_DESC
#undef GET_REGINFO_MC_DESC
namespace llvm {

extern const MCPhysReg MipsRegDiffLists[] = {
  /* 0 */ 0, 0,
  /* 2 */ 4, 1, 1, 1, 1, 0,
  /* 8 */ 287, 65323, 1, 1, 1, 0,
  /* 14 */ 20, 1, 0,
  /* 17 */ 21, 1, 0,
  /* 20 */ 22, 1, 0,
  /* 23 */ 23, 1, 0,
  /* 26 */ 24, 1, 0,
  /* 29 */ 25, 1, 0,
  /* 32 */ 26, 1, 0,
  /* 35 */ 27, 1, 0,
  /* 38 */ 28, 1, 0,
  /* 41 */ 29, 1, 0,
  /* 44 */ 30, 1, 0,
  /* 47 */ 31, 1, 0,
  /* 50 */ 32, 1, 0,
  /* 53 */ 33, 1, 0,
  /* 56 */ 34, 1, 0,
  /* 59 */ 35, 1, 0,
  /* 62 */ 65479, 1, 0,
  /* 65 */ 65513, 1, 0,
  /* 68 */ 3, 0,
  /* 70 */ 4, 0,
  /* 72 */ 6, 0,
  /* 74 */ 11, 0,
  /* 76 */ 12, 0,
  /* 78 */ 22, 0,
  /* 80 */ 23, 0,
  /* 82 */ 29, 0,
  /* 84 */ 30, 0,
  /* 86 */ 65345, 72, 0,
  /* 89 */ 65383, 72, 0,
  /* 92 */ 38, 65359, 73, 0,
  /* 96 */ 95, 0,
  /* 98 */ 96, 0,
  /* 100 */ 100, 0,
  /* 102 */ 147, 0,
  /* 104 */ 179, 0,
  /* 106 */ 181, 0,
  /* 108 */ 189, 0,
  /* 110 */ 233, 0,
  /* 112 */ 65173, 0,
  /* 114 */ 65188, 0,
  /* 116 */ 65249, 0,
  /* 118 */ 65303, 0,
  /* 120 */ 65306, 0,
  /* 122 */ 65347, 0,
  /* 124 */ 65355, 0,
  /* 126 */ 65357, 0,
  /* 128 */ 65366, 0,
  /* 130 */ 37, 65436, 97, 65432, 65373, 0,
  /* 136 */ 65389, 0,
  /* 138 */ 65415, 0,
  /* 140 */ 65416, 0,
  /* 142 */ 65432, 0,
  /* 144 */ 65436, 0,
  /* 146 */ 65440, 0,
  /* 148 */ 65441, 0,
  /* 150 */ 65459, 0,
  /* 152 */ 65460, 0,
  /* 154 */ 65461, 0,
  /* 156 */ 65462, 0,
  /* 158 */ 104, 65498, 0,
  /* 161 */ 65516, 197, 65498, 0,
  /* 165 */ 65515, 198, 65498, 0,
  /* 169 */ 65514, 199, 65498, 0,
  /* 173 */ 65513, 200, 65498, 0,
  /* 177 */ 65512, 201, 65498, 0,
  /* 181 */ 65511, 202, 65498, 0,
  /* 185 */ 65510, 203, 65498, 0,
  /* 189 */ 65509, 204, 65498, 0,
  /* 193 */ 65508, 205, 65498, 0,
  /* 197 */ 65507, 206, 65498, 0,
  /* 201 */ 65506, 207, 65498, 0,
  /* 205 */ 65505, 208, 65498, 0,
  /* 209 */ 65504, 209, 65498, 0,
  /* 213 */ 65503, 210, 65498, 0,
  /* 217 */ 65502, 211, 65498, 0,
  /* 221 */ 65501, 212, 65498, 0,
  /* 225 */ 65500, 213, 65498, 0,
  /* 229 */ 65366, 270, 65499, 0,
  /* 233 */ 65373, 267, 65502, 0,
  /* 237 */ 65507, 0,
  /* 239 */ 65510, 0,
  /* 241 */ 65511, 0,
  /* 243 */ 65516, 0,
  /* 245 */ 65521, 0,
  /* 247 */ 65522, 0,
  /* 249 */ 170, 65529, 0,
  /* 252 */ 65535, 0,
};

extern const uint16_t MipsSubRegIdxLists[] = {
  /* 0 */ 1, 0,
  /* 2 */ 3, 4, 5, 6, 7, 0,
  /* 8 */ 2, 9, 8, 0,
  /* 12 */ 9, 1, 8, 10, 11, 0,
};

extern const MCRegisterInfo::SubRegCoveredBits MipsSubRegIdxRanges[] = {
  { 65535, 65535 },
  { 0, 32 },	// sub_32
  { 0, 64 },	// sub_64
  { 16, 4 },	// sub_dsp16_19
  { 20, 1 },	// sub_dsp20
  { 21, 1 },	// sub_dsp21
  { 22, 1 },	// sub_dsp22
  { 23, 1 },	// sub_dsp23
  { 32, 32 },	// sub_hi
  { 0, 32 },	// sub_lo
  { 32, 32 },	// sub_hi_then_sub_32
  { 0, 64 },	// sub_32_sub_hi_then_sub_32
};

extern const char MipsRegStrings[] = {
  /* 0 */ 'C', 'O', 'P', '2', '1', '0', 0,
  /* 7 */ 'D', '1', '0', 0,
  /* 11 */ 'F', '1', '0', 0,
  /* 15 */ 'F', '_', 'H', 'I', '1', '0', 0,
  /* 22 */ 'F', 'C', 'R', '1', '0', 0,
  /* 28 */ 'W', '1', '0', 0,
  /* 32 */ 'C', 'O', 'P', '2', '2', '0', 0,
  /* 39 */ 'F', '2', '0', 0,
  /* 43 */ 'F', '_', 'H', 'I', '2', '0', 0,
  /* 50 */ 'C', 'O', 'P', '2', '0', 0,
  /* 56 */ 'F', 'C', 'R', '2', '0', 0,
  /* 62 */ 'W', '2', '0', 0,
  /* 66 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', '2', '0', 0,
  /* 79 */ 'C', 'O', 'P', '2', '3', '0', 0,
  /* 86 */ 'F', '3', '0', 0,
  /* 90 */ 'F', '_', 'H', 'I', '3', '0', 0,
  /* 97 */ 'F', 'C', 'R', '3', '0', 0,
  /* 103 */ 'W', '3', '0', 0,
  /* 107 */ 'A', '0', 0,
  /* 110 */ 'A', 'C', '0', 0,
  /* 114 */ 'F', 'C', 'C', '0', 0,
  /* 119 */ 'D', '0', 0,
  /* 122 */ 'F', '0', 0,
  /* 125 */ 'F', '_', 'H', 'I', '0', 0,
  /* 131 */ 'K', '0', 0,
  /* 134 */ 'L', 'O', '0', 0,
  /* 138 */ 'F', 'C', 'R', '0', 0,
  /* 143 */ 'S', '0', 0,
  /* 146 */ 'T', '0', 0,
  /* 149 */ 'V', '0', 0,
  /* 152 */ 'W', '0', 0,
  /* 155 */ 'C', 'O', 'P', '2', '1', '1', 0,
  /* 162 */ 'D', '1', '1', 0,
  /* 166 */ 'F', '1', '1', 0,
  /* 170 */ 'F', '_', 'H', 'I', '1', '1', 0,
  /* 177 */ 'F', 'C', 'R', '1', '1', 0,
  /* 183 */ 'W', '1', '1', 0,
  /* 187 */ 'C', 'O', 'P', '2', '2', '1', 0,
  /* 194 */ 'F', '2', '1', 0,
  /* 198 */ 'F', '_', 'H', 'I', '2', '1', 0,
  /* 205 */ 'C', 'O', 'P', '2', '1', 0,
  /* 211 */ 'F', 'C', 'R', '2', '1', 0,
  /* 217 */ 'W', '2', '1', 0,
  /* 221 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', '2', '1', 0,
  /* 234 */ 'C', 'O', 'P', '2', '3', '1', 0,
  /* 241 */ 'F', '3', '1', 0,
  /* 245 */ 'F', '_', 'H', 'I', '3', '1', 0,
  /* 252 */ 'F', 'C', 'R', '3', '1', 0,
  /* 258 */ 'W', '3', '1', 0,
  /* 262 */ 'A', '1', 0,
  /* 265 */ 'A', 'C', '1', 0,
  /* 269 */ 'F', 'C', 'C', '1', 0,
  /* 274 */ 'D', '1', 0,
  /* 277 */ 'F', '1', 0,
  /* 280 */ 'F', '_', 'H', 'I', '1', 0,
  /* 286 */ 'K', '1', 0,
  /* 289 */ 'L', 'O', '1', 0,
  /* 293 */ 'F', 'C', 'R', '1', 0,
  /* 298 */ 'S', '1', 0,
  /* 301 */ 'T', '1', 0,
  /* 304 */ 'V', '1', 0,
  /* 307 */ 'W', '1', 0,
  /* 310 */ 'C', 'O', 'P', '2', '1', '2', 0,
  /* 317 */ 'D', '1', '2', 0,
  /* 321 */ 'F', '1', '2', 0,
  /* 325 */ 'F', '_', 'H', 'I', '1', '2', 0,
  /* 332 */ 'F', 'C', 'R', '1', '2', 0,
  /* 338 */ 'W', '1', '2', 0,
  /* 342 */ 'C', 'O', 'P', '2', '2', '2', 0,
  /* 349 */ 'F', '2', '2', 0,
  /* 353 */ 'F', '_', 'H', 'I', '2', '2', 0,
  /* 360 */ 'C', 'O', 'P', '2', '2', 0,
  /* 366 */ 'F', 'C', 'R', '2', '2', 0,
  /* 372 */ 'W', '2', '2', 0,
  /* 376 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', '2', '2', 0,
  /* 389 */ 'A', '2', 0,
  /* 392 */ 'A', 'C', '2', 0,
  /* 396 */ 'F', 'C', 'C', '2', 0,
  /* 401 */ 'D', '2', 0,
  /* 404 */ 'F', '2', 0,
  /* 407 */ 'F', '_', 'H', 'I', '2', 0,
  /* 413 */ 'L', 'O', '2', 0,
  /* 417 */ 'F', 'C', 'R', '2', 0,
  /* 422 */ 'S', '2', 0,
  /* 425 */ 'T', '2', 0,
  /* 428 */ 'W', '2', 0,
  /* 431 */ 'C', 'O', 'P', '2', '1', '3', 0,
  /* 438 */ 'D', '1', '3', 0,
  /* 442 */ 'F', '1', '3', 0,
  /* 446 */ 'F', '_', 'H', 'I', '1', '3', 0,
  /* 453 */ 'F', 'C', 'R', '1', '3', 0,
  /* 459 */ 'W', '1', '3', 0,
  /* 463 */ 'C', 'O', 'P', '2', '2', '3', 0,
  /* 470 */ 'F', '2', '3', 0,
  /* 474 */ 'F', '_', 'H', 'I', '2', '3', 0,
  /* 481 */ 'C', 'O', 'P', '2', '3', 0,
  /* 487 */ 'F', 'C', 'R', '2', '3', 0,
  /* 493 */ 'W', '2', '3', 0,
  /* 497 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', '2', '3', 0,
  /* 510 */ 'A', '3', 0,
  /* 513 */ 'A', 'C', '3', 0,
  /* 517 */ 'F', 'C', 'C', '3', 0,
  /* 522 */ 'D', '3', 0,
  /* 525 */ 'F', '3', 0,
  /* 528 */ 'F', '_', 'H', 'I', '3', 0,
  /* 534 */ 'L', 'O', '3', 0,
  /* 538 */ 'F', 'C', 'R', '3', 0,
  /* 543 */ 'S', '3', 0,
  /* 546 */ 'T', '3', 0,
  /* 549 */ 'W', '3', 0,
  /* 552 */ 'C', 'O', 'P', '2', '1', '4', 0,
  /* 559 */ 'D', '1', '4', 0,
  /* 563 */ 'F', '1', '4', 0,
  /* 567 */ 'F', '_', 'H', 'I', '1', '4', 0,
  /* 574 */ 'F', 'C', 'R', '1', '4', 0,
  /* 580 */ 'W', '1', '4', 0,
  /* 584 */ 'C', 'O', 'P', '2', '2', '4', 0,
  /* 591 */ 'F', '2', '4', 0,
  /* 595 */ 'F', '_', 'H', 'I', '2', '4', 0,
  /* 602 */ 'C', 'O', 'P', '2', '4', 0,
  /* 608 */ 'F', 'C', 'R', '2', '4', 0,
  /* 614 */ 'W', '2', '4', 0,
  /* 618 */ 'D', '1', '0', '_', '6', '4', 0,
  /* 625 */ 'D', '2', '0', '_', '6', '4', 0,
  /* 632 */ 'D', '3', '0', '_', '6', '4', 0,
  /* 639 */ 'A', '0', '_', '6', '4', 0,
  /* 645 */ 'A', 'C', '0', '_', '6', '4', 0,
  /* 652 */ 'D', '0', '_', '6', '4', 0,
  /* 658 */ 'H', 'I', '0', '_', '6', '4', 0,
  /* 665 */ 'K', '0', '_', '6', '4', 0,
  /* 671 */ 'L', 'O', '0', '_', '6', '4', 0,
  /* 678 */ 'S', '0', '_', '6', '4', 0,
  /* 684 */ 'T', '0', '_', '6', '4', 0,
  /* 690 */ 'V', '0', '_', '6', '4', 0,
  /* 696 */ 'D', '1', '1', '_', '6', '4', 0,
  /* 703 */ 'D', '2', '1', '_', '6', '4', 0,
  /* 710 */ 'D', '3', '1', '_', '6', '4', 0,
  /* 717 */ 'A', '1', '_', '6', '4', 0,
  /* 723 */ 'D', '1', '_', '6', '4', 0,
  /* 729 */ 'K', '1', '_', '6', '4', 0,
  /* 735 */ 'S', '1', '_', '6', '4', 0,
  /* 741 */ 'T', '1', '_', '6', '4', 0,
  /* 747 */ 'V', '1', '_', '6', '4', 0,
  /* 753 */ 'D', '1', '2', '_', '6', '4', 0,
  /* 760 */ 'D', '2', '2', '_', '6', '4', 0,
  /* 767 */ 'A', '2', '_', '6', '4', 0,
  /* 773 */ 'D', '2', '_', '6', '4', 0,
  /* 779 */ 'S', '2', '_', '6', '4', 0,
  /* 785 */ 'T', '2', '_', '6', '4', 0,
  /* 791 */ 'D', '1', '3', '_', '6', '4', 0,
  /* 798 */ 'D', '2', '3', '_', '6', '4', 0,
  /* 805 */ 'A', '3', '_', '6', '4', 0,
  /* 811 */ 'D', '3', '_', '6', '4', 0,
  /* 817 */ 'S', '3', '_', '6', '4', 0,
  /* 823 */ 'T', '3', '_', '6', '4', 0,
  /* 829 */ 'D', '1', '4', '_', '6', '4', 0,
  /* 836 */ 'D', '2', '4', '_', '6', '4', 0,
  /* 843 */ 'D', '4', '_', '6', '4', 0,
  /* 849 */ 'S', '4', '_', '6', '4', 0,
  /* 855 */ 'T', '4', '_', '6', '4', 0,
  /* 861 */ 'D', '1', '5', '_', '6', '4', 0,
  /* 868 */ 'D', '2', '5', '_', '6', '4', 0,
  /* 875 */ 'D', '5', '_', '6', '4', 0,
  /* 881 */ 'S', '5', '_', '6', '4', 0,
  /* 887 */ 'T', '5', '_', '6', '4', 0,
  /* 893 */ 'D', '1', '6', '_', '6', '4', 0,
  /* 900 */ 'D', '2', '6', '_', '6', '4', 0,
  /* 907 */ 'D', '6', '_', '6', '4', 0,
  /* 913 */ 'S', '6', '_', '6', '4', 0,
  /* 919 */ 'T', '6', '_', '6', '4', 0,
  /* 925 */ 'D', '1', '7', '_', '6', '4', 0,
  /* 932 */ 'D', '2', '7', '_', '6', '4', 0,
  /* 939 */ 'D', '7', '_', '6', '4', 0,
  /* 945 */ 'S', '7', '_', '6', '4', 0,
  /* 951 */ 'T', '7', '_', '6', '4', 0,
  /* 957 */ 'D', '1', '8', '_', '6', '4', 0,
  /* 964 */ 'D', '2', '8', '_', '6', '4', 0,
  /* 971 */ 'D', '8', '_', '6', '4', 0,
  /* 977 */ 'T', '8', '_', '6', '4', 0,
  /* 983 */ 'D', '1', '9', '_', '6', '4', 0,
  /* 990 */ 'D', '2', '9', '_', '6', '4', 0,
  /* 997 */ 'D', '9', '_', '6', '4', 0,
  /* 1003 */ 'T', '9', '_', '6', '4', 0,
  /* 1009 */ 'R', 'A', '_', '6', '4', 0,
  /* 1015 */ 'Z', 'E', 'R', 'O', '_', '6', '4', 0,
  /* 1023 */ 'F', 'P', '_', '6', '4', 0,
  /* 1029 */ 'G', 'P', '_', '6', '4', 0,
  /* 1035 */ 'S', 'P', '_', '6', '4', 0,
  /* 1041 */ 'A', 'T', '_', '6', '4', 0,
  /* 1047 */ 'F', 'C', 'C', '4', 0,
  /* 1052 */ 'D', '4', 0,
  /* 1055 */ 'F', '4', 0,
  /* 1058 */ 'F', '_', 'H', 'I', '4', 0,
  /* 1064 */ 'F', 'C', 'R', '4', 0,
  /* 1069 */ 'S', '4', 0,
  /* 1072 */ 'T', '4', 0,
  /* 1075 */ 'W', '4', 0,
  /* 1078 */ 'C', 'O', 'P', '2', '1', '5', 0,
  /* 1085 */ 'D', '1', '5', 0,
  /* 1089 */ 'F', '1', '5', 0,
  /* 1093 */ 'F', '_', 'H', 'I', '1', '5', 0,
  /* 1100 */ 'F', 'C', 'R', '1', '5', 0,
  /* 1106 */ 'W', '1', '5', 0,
  /* 1110 */ 'C', 'O', 'P', '2', '2', '5', 0,
  /* 1117 */ 'F', '2', '5', 0,
  /* 1121 */ 'F', '_', 'H', 'I', '2', '5', 0,
  /* 1128 */ 'C', 'O', 'P', '2', '5', 0,
  /* 1134 */ 'F', 'C', 'R', '2', '5', 0,
  /* 1140 */ 'W', '2', '5', 0,
  /* 1144 */ 'F', 'C', 'C', '5', 0,
  /* 1149 */ 'D', '5', 0,
  /* 1152 */ 'F', '5', 0,
  /* 1155 */ 'F', '_', 'H', 'I', '5', 0,
  /* 1161 */ 'F', 'C', 'R', '5', 0,
  /* 1166 */ 'S', '5', 0,
  /* 1169 */ 'T', '5', 0,
  /* 1172 */ 'W', '5', 0,
  /* 1175 */ 'C', 'O', 'P', '2', '1', '6', 0,
  /* 1182 */ 'F', '1', '6', 0,
  /* 1186 */ 'F', '_', 'H', 'I', '1', '6', 0,
  /* 1193 */ 'F', 'C', 'R', '1', '6', 0,
  /* 1199 */ 'W', '1', '6', 0,
  /* 1203 */ 'C', 'O', 'P', '2', '2', '6', 0,
  /* 1210 */ 'F', '2', '6', 0,
  /* 1214 */ 'F', '_', 'H', 'I', '2', '6', 0,
  /* 1221 */ 'C', 'O', 'P', '2', '6', 0,
  /* 1227 */ 'F', 'C', 'R', '2', '6', 0,
  /* 1233 */ 'W', '2', '6', 0,
  /* 1237 */ 'F', 'C', 'C', '6', 0,
  /* 1242 */ 'D', '6', 0,
  /* 1245 */ 'F', '6', 0,
  /* 1248 */ 'F', '_', 'H', 'I', '6', 0,
  /* 1254 */ 'F', 'C', 'R', '6', 0,
  /* 1259 */ 'S', '6', 0,
  /* 1262 */ 'T', '6', 0,
  /* 1265 */ 'W', '6', 0,
  /* 1268 */ 'C', 'O', 'P', '2', '1', '7', 0,
  /* 1275 */ 'F', '1', '7', 0,
  /* 1279 */ 'F', '_', 'H', 'I', '1', '7', 0,
  /* 1286 */ 'F', 'C', 'R', '1', '7', 0,
  /* 1292 */ 'W', '1', '7', 0,
  /* 1296 */ 'C', 'O', 'P', '2', '2', '7', 0,
  /* 1303 */ 'F', '2', '7', 0,
  /* 1307 */ 'F', '_', 'H', 'I', '2', '7', 0,
  /* 1314 */ 'C', 'O', 'P', '2', '7', 0,
  /* 1320 */ 'F', 'C', 'R', '2', '7', 0,
  /* 1326 */ 'W', '2', '7', 0,
  /* 1330 */ 'F', 'C', 'C', '7', 0,
  /* 1335 */ 'D', '7', 0,
  /* 1338 */ 'F', '7', 0,
  /* 1341 */ 'F', '_', 'H', 'I', '7', 0,
  /* 1347 */ 'F', 'C', 'R', '7', 0,
  /* 1352 */ 'S', '7', 0,
  /* 1355 */ 'T', '7', 0,
  /* 1358 */ 'W', '7', 0,
  /* 1361 */ 'C', 'O', 'P', '2', '1', '8', 0,
  /* 1368 */ 'F', '1', '8', 0,
  /* 1372 */ 'F', '_', 'H', 'I', '1', '8', 0,
  /* 1379 */ 'F', 'C', 'R', '1', '8', 0,
  /* 1385 */ 'W', '1', '8', 0,
  /* 1389 */ 'C', 'O', 'P', '2', '2', '8', 0,
  /* 1396 */ 'F', '2', '8', 0,
  /* 1400 */ 'F', '_', 'H', 'I', '2', '8', 0,
  /* 1407 */ 'C', 'O', 'P', '2', '8', 0,
  /* 1413 */ 'F', 'C', 'R', '2', '8', 0,
  /* 1419 */ 'W', '2', '8', 0,
  /* 1423 */ 'D', '8', 0,
  /* 1426 */ 'F', '8', 0,
  /* 1429 */ 'F', '_', 'H', 'I', '8', 0,
  /* 1435 */ 'F', 'C', 'R', '8', 0,
  /* 1440 */ 'T', '8', 0,
  /* 1443 */ 'W', '8', 0,
  /* 1446 */ 'C', 'O', 'P', '2', '1', '9', 0,
  /* 1453 */ 'F', '1', '9', 0,
  /* 1457 */ 'F', '_', 'H', 'I', '1', '9', 0,
  /* 1464 */ 'F', 'C', 'R', '1', '9', 0,
  /* 1470 */ 'W', '1', '9', 0,
  /* 1474 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', '1', '6', '_', '1', '9', 0,
  /* 1490 */ 'C', 'O', 'P', '2', '2', '9', 0,
  /* 1497 */ 'F', '2', '9', 0,
  /* 1501 */ 'F', '_', 'H', 'I', '2', '9', 0,
  /* 1508 */ 'C', 'O', 'P', '2', '9', 0,
  /* 1514 */ 'F', 'C', 'R', '2', '9', 0,
  /* 1520 */ 'H', 'W', 'R', '2', '9', 0,
  /* 1526 */ 'W', '2', '9', 0,
  /* 1530 */ 'D', '9', 0,
  /* 1533 */ 'F', '9', 0,
  /* 1536 */ 'F', '_', 'H', 'I', '9', 0,
  /* 1542 */ 'F', 'C', 'R', '9', 0,
  /* 1547 */ 'T', '9', 0,
  /* 1550 */ 'W', '9', 0,
  /* 1553 */ 'R', 'A', 0,
  /* 1556 */ 'P', 'C', 0,
  /* 1559 */ 'D', 'S', 'P', 'E', 'F', 'I', 0,
  /* 1566 */ 'Z', 'E', 'R', 'O', 0,
  /* 1571 */ 'F', 'P', 0,
  /* 1574 */ 'G', 'P', 0,
  /* 1577 */ 'S', 'P', 0,
  /* 1580 */ 'M', 'S', 'A', 'I', 'R', 0,
  /* 1586 */ 'M', 'S', 'A', 'C', 'S', 'R', 0,
  /* 1593 */ 'A', 'T', 0,
  /* 1596 */ 'D', 'S', 'P', 'C', 'C', 'o', 'n', 'd', 0,
  /* 1605 */ 'M', 'S', 'A', 'S', 'a', 'v', 'e', 0,
  /* 1613 */ 'D', 'S', 'P', 'O', 'u', 't', 'F', 'l', 'a', 'g', 0,
  /* 1624 */ 'M', 'S', 'A', 'M', 'a', 'p', 0,
  /* 1631 */ 'M', 'S', 'A', 'U', 'n', 'm', 'a', 'p', 0,
  /* 1640 */ 'D', 'S', 'P', 'P', 'o', 's', 0,
  /* 1647 */ 'M', 'S', 'A', 'A', 'c', 'c', 'e', 's', 's', 0,
  /* 1657 */ 'D', 'S', 'P', 'S', 'C', 'o', 'u', 'n', 't', 0,
  /* 1667 */ 'M', 'S', 'A', 'R', 'e', 'q', 'u', 'e', 's', 't', 0,
  /* 1678 */ 'M', 'S', 'A', 'M', 'o', 'd', 'i', 'f', 'y', 0,
  /* 1688 */ 'D', 'S', 'P', 'C', 'a', 'r', 'r', 'y', 0,
};

extern const MCRegisterDesc MipsRegDesc[] = { // Descriptors
  { 6, 0, 0, 0, 0 },
  { 1593, 1, 82, 1, 4033 },
  { 1596, 1, 1, 1, 4033 },
  { 1688, 1, 1, 1, 4033 },
  { 1559, 1, 1, 1, 4033 },
  { 1613, 8, 1, 2, 32 },
  { 1640, 1, 1, 1, 1089 },
  { 1657, 1, 1, 1, 1089 },
  { 1571, 1, 102, 1, 1089 },
  { 1574, 1, 104, 1, 1089 },
  { 1647, 1, 1, 1, 1089 },
  { 1586, 1, 1, 1, 1089 },
  { 1580, 1, 1, 1, 1089 },
  { 1624, 1, 1, 1, 1089 },
  { 1678, 1, 1, 1, 1089 },
  { 1667, 1, 1, 1, 1089 },
  { 1605, 1, 1, 1, 1089 },
  { 1631, 1, 1, 1, 1089 },
  { 1556, 1, 1, 1, 1089 },
  { 1553, 1, 106, 1, 1089 },
  { 1577, 1, 108, 1, 1089 },
  { 1566, 1, 110, 1, 1089 },
  { 107, 1, 110, 1, 1089 },
  { 262, 1, 110, 1, 1089 },
  { 389, 1, 110, 1, 1089 },
  { 510, 1, 110, 1, 1089 },
  { 110, 249, 110, 9, 1042 },
  { 265, 249, 1, 9, 1042 },
  { 392, 249, 1, 9, 1042 },
  { 513, 249, 1, 9, 1042 },
  { 1041, 237, 1, 0, 0 },
  { 50, 1, 1, 1, 1153 },
  { 205, 1, 1, 1, 1153 },
  { 360, 1, 1, 1, 1153 },
  { 481, 1, 1, 1, 1153 },
  { 602, 1, 1, 1, 1153 },
  { 1128, 1, 1, 1, 1153 },
  { 1221, 1, 1, 1, 1153 },
  { 1314, 1, 1, 1, 1153 },
  { 1407, 1, 1, 1, 1153 },
  { 1508, 1, 1, 1, 1153 },
  { 0, 1, 1, 1, 1153 },
  { 155, 1, 1, 1, 1153 },
  { 310, 1, 1, 1, 1153 },
  { 431, 1, 1, 1, 1153 },
  { 552, 1, 1, 1, 1153 },
  { 1078, 1, 1, 1, 1153 },
  { 1175, 1, 1, 1, 1153 },
  { 1268, 1, 1, 1, 1153 },
  { 1361, 1, 1, 1, 1153 },
  { 1446, 1, 1, 1, 1153 },
  { 32, 1, 1, 1, 1153 },
  { 187, 1, 1, 1, 1153 },
  { 342, 1, 1, 1, 1153 },
  { 463, 1, 1, 1, 1153 },
  { 584, 1, 1, 1, 1153 },
  { 1110, 1, 1, 1, 1153 },
  { 1203, 1, 1, 1, 1153 },
  { 1296, 1, 1, 1, 1153 },
  { 1389, 1, 1, 1, 1153 },
  { 1490, 1, 1, 1, 1153 },
  { 79, 1, 1, 1, 1153 },
  { 234, 1, 1, 1, 1153 },
  { 119, 14, 1, 9, 994 },
  { 274, 17, 1, 9, 994 },
  { 401, 20, 1, 9, 994 },
  { 522, 23, 1, 9, 994 },
  { 1052, 26, 1, 9, 994 },
  { 1149, 29, 1, 9, 994 },
  { 1242, 32, 1, 9, 994 },
  { 1335, 35, 1, 9, 994 },
  { 1423, 38, 1, 9, 994 },
  { 1530, 41, 1, 9, 994 },
  { 7, 44, 1, 9, 994 },
  { 162, 47, 1, 9, 994 },
  { 317, 50, 1, 9, 994 },
  { 438, 53, 1, 9, 994 },
  { 559, 56, 1, 9, 994 },
  { 1085, 59, 1, 9, 994 },
  { 66, 1, 156, 1, 2497 },
  { 221, 1, 154, 1, 2497 },
  { 376, 1, 152, 1, 2497 },
  { 497, 1, 150, 1, 2497 },
  { 122, 1, 161, 1, 3953 },
  { 277, 1, 165, 1, 3953 },
  { 404, 1, 165, 1, 3953 },
  { 525, 1, 169, 1, 3953 },
  { 1055, 1, 169, 1, 3953 },
  { 1152, 1, 173, 1, 3953 },
  { 1245, 1, 173, 1, 3953 },
  { 1338, 1, 177, 1, 3953 },
  { 1426, 1, 177, 1, 3953 },
  { 1533, 1, 181, 1, 3953 },
  { 11, 1, 181, 1, 3953 },
  { 166, 1, 185, 1, 3953 },
  { 321, 1, 185, 1, 3953 },
  { 442, 1, 189, 1, 3953 },
  { 563, 1, 189, 1, 3953 },
  { 1089, 1, 193, 1, 3953 },
  { 1182, 1, 193, 1, 3953 },
  { 1275, 1, 197, 1, 3953 },
  { 1368, 1, 197, 1, 3953 },
  { 1453, 1, 201, 1, 3953 },
  { 39, 1, 201, 1, 3953 },
  { 194, 1, 205, 1, 3953 },
  { 349, 1, 205, 1, 3953 },
  { 470, 1, 209, 1, 3953 },
  { 591, 1, 209, 1, 3953 },
  { 1117, 1, 213, 1, 3953 },
  { 1210, 1, 213, 1, 3953 },
  { 1303, 1, 217, 1, 3953 },
  { 1396, 1, 217, 1, 3953 },
  { 1497, 1, 221, 1, 3953 },
  { 86, 1, 221, 1, 3953 },
  { 241, 1, 225, 1, 3953 },
  { 114, 1, 1, 1, 3953 },
  { 269, 1, 1, 1, 3953 },
  { 396, 1, 1, 1, 3953 },
  { 517, 1, 1, 1, 3953 },
  { 1047, 1, 1, 1, 3953 },
  { 1144, 1, 1, 1, 3953 },
  { 1237, 1, 1, 1, 3953 },
  { 1330, 1, 1, 1, 3953 },
  { 138, 1, 1, 1, 3953 },
  { 293, 1, 1, 1, 3953 },
  { 417, 1, 1, 1, 3953 },
  { 538, 1, 1, 1, 3953 },
  { 1064, 1, 1, 1, 3953 },
  { 1161, 1, 1, 1, 3953 },
  { 1254, 1, 1, 1, 3953 },
  { 1347, 1, 1, 1, 3953 },
  { 1435, 1, 1, 1, 3953 },
  { 1542, 1, 1, 1, 3953 },
  { 22, 1, 1, 1, 3953 },
  { 177, 1, 1, 1, 3953 },
  { 332, 1, 1, 1, 3953 },
  { 453, 1, 1, 1, 3953 },
  { 574, 1, 1, 1, 3953 },
  { 1100, 1, 1, 1, 3953 },
  { 1193, 1, 1, 1, 3953 },
  { 1286, 1, 1, 1, 3953 },
  { 1379, 1, 1, 1, 3953 },
  { 1464, 1, 1, 1, 3953 },
  { 56, 1, 1, 1, 3953 },
  { 211, 1, 1, 1, 3953 },
  { 366, 1, 1, 1, 3953 },
  { 487, 1, 1, 1, 3953 },
  { 608, 1, 1, 1, 3953 },
  { 1134, 1, 1, 1, 3953 },
  { 1227, 1, 1, 1, 3953 },
  { 1320, 1, 1, 1, 3953 },
  { 1413, 1, 1, 1, 3953 },
  { 1514, 1, 1, 1, 3953 },
  { 97, 1, 1, 1, 3953 },
  { 252, 1, 1, 1, 3953 },
  { 1023, 136, 1, 0, 1184 },
  { 125, 1, 158, 1, 3921 },
  { 280, 1, 158, 1, 3921 },
  { 407, 1, 158, 1, 3921 },
  { 528, 1, 158, 1, 3921 },
  { 1058, 1, 158, 1, 3921 },
  { 1155, 1, 158, 1, 3921 },
  { 1248, 1, 158, 1, 3921 },
  { 1341, 1, 158, 1, 3921 },
  { 1429, 1, 158, 1, 3921 },
  { 1536, 1, 158, 1, 3921 },
  { 15, 1, 158, 1, 3921 },
  { 170, 1, 158, 1, 3921 },
  { 325, 1, 158, 1, 3921 },
  { 446, 1, 158, 1, 3921 },
  { 567, 1, 158, 1, 3921 },
  { 1093, 1, 158, 1, 3921 },
  { 1186, 1, 158, 1, 3921 },
  { 1279, 1, 158, 1, 3921 },
  { 1372, 1, 158, 1, 3921 },
  { 1457, 1, 158, 1, 3921 },
  { 43, 1, 158, 1, 3921 },
  { 198, 1, 158, 1, 3921 },
  { 353, 1, 158, 1, 3921 },
  { 474, 1, 158, 1, 3921 },
  { 595, 1, 158, 1, 3921 },
  { 1121, 1, 158, 1, 3921 },
  { 1214, 1, 158, 1, 3921 },
  { 1307, 1, 158, 1, 3921 },
  { 1400, 1, 158, 1, 3921 },
  { 1501, 1, 158, 1, 3921 },
  { 90, 1, 158, 1, 3921 },
  { 245, 1, 158, 1, 3921 },
  { 1029, 126, 1, 0, 1216 },
  { 127, 1, 233, 1, 1826 },
  { 282, 1, 134, 1, 1826 },
  { 409, 1, 134, 1, 1826 },
  { 530, 1, 134, 1, 1826 },
  { 1520, 1, 1, 1, 3889 },
  { 131, 1, 100, 1, 3889 },
  { 286, 1, 100, 1, 3889 },
  { 134, 1, 229, 1, 1794 },
  { 289, 1, 128, 1, 1794 },
  { 413, 1, 128, 1, 1794 },
  { 534, 1, 128, 1, 1794 },
  { 1009, 124, 1, 0, 1248 },
  { 143, 1, 98, 1, 3857 },
  { 298, 1, 98, 1, 3857 },
  { 422, 1, 98, 1, 3857 },
  { 543, 1, 98, 1, 3857 },
  { 1069, 1, 98, 1, 3857 },
  { 1166, 1, 98, 1, 3857 },
  { 1259, 1, 98, 1, 3857 },
  { 1352, 1, 98, 1, 3857 },
  { 1035, 122, 1, 0, 1280 },
  { 146, 1, 96, 1, 3825 },
  { 301, 1, 96, 1, 3825 },
  { 425, 1, 96, 1, 3825 },
  { 546, 1, 96, 1, 3825 },
  { 1072, 1, 96, 1, 3825 },
  { 1169, 1, 96, 1, 3825 },
  { 1262, 1, 96, 1, 3825 },
  { 1355, 1, 96, 1, 3825 },
  { 1440, 1, 96, 1, 3825 },
  { 1547, 1, 96, 1, 3825 },
  { 149, 1, 96, 1, 3825 },
  { 304, 1, 96, 1, 3825 },
  { 152, 92, 1, 8, 1425 },
  { 307, 92, 1, 8, 1425 },
  { 428, 92, 1, 8, 1425 },
  { 549, 92, 1, 8, 1425 },
  { 1075, 92, 1, 8, 1425 },
  { 1172, 92, 1, 8, 1425 },
  { 1265, 92, 1, 8, 1425 },
  { 1358, 92, 1, 8, 1425 },
  { 1443, 92, 1, 8, 1425 },
  { 1550, 92, 1, 8, 1425 },
  { 28, 92, 1, 8, 1425 },
  { 183, 92, 1, 8, 1425 },
  { 338, 92, 1, 8, 1425 },
  { 459, 92, 1, 8, 1425 },
  { 580, 92, 1, 8, 1425 },
  { 1106, 92, 1, 8, 1425 },
  { 1199, 92, 1, 8, 1425 },
  { 1292, 92, 1, 8, 1425 },
  { 1385, 92, 1, 8, 1425 },
  { 1470, 92, 1, 8, 1425 },
  { 62, 92, 1, 8, 1425 },
  { 217, 92, 1, 8, 1425 },
  { 372, 92, 1, 8, 1425 },
  { 493, 92, 1, 8, 1425 },
  { 614, 92, 1, 8, 1425 },
  { 1140, 92, 1, 8, 1425 },
  { 1233, 92, 1, 8, 1425 },
  { 1326, 92, 1, 8, 1425 },
  { 1419, 92, 1, 8, 1425 },
  { 1526, 92, 1, 8, 1425 },
  { 103, 92, 1, 8, 1425 },
  { 258, 92, 1, 8, 1425 },
  { 1015, 118, 1, 0, 1921 },
  { 639, 118, 1, 0, 1921 },
  { 717, 118, 1, 0, 1921 },
  { 767, 118, 1, 0, 1921 },
  { 805, 118, 1, 0, 1921 },
  { 645, 130, 1, 12, 656 },
  { 652, 93, 159, 9, 1377 },
  { 723, 93, 159, 9, 1377 },
  { 773, 93, 159, 9, 1377 },
  { 811, 93, 159, 9, 1377 },
  { 843, 93, 159, 9, 1377 },
  { 875, 93, 159, 9, 1377 },
  { 907, 93, 159, 9, 1377 },
  { 939, 93, 159, 9, 1377 },
  { 971, 93, 159, 9, 1377 },
  { 997, 93, 159, 9, 1377 },
  { 618, 93, 159, 9, 1377 },
  { 696, 93, 159, 9, 1377 },
  { 753, 93, 159, 9, 1377 },
  { 791, 93, 159, 9, 1377 },
  { 829, 93, 159, 9, 1377 },
  { 861, 93, 159, 9, 1377 },
  { 893, 93, 159, 9, 1377 },
  { 925, 93, 159, 9, 1377 },
  { 957, 93, 159, 9, 1377 },
  { 983, 93, 159, 9, 1377 },
  { 625, 93, 159, 9, 1377 },
  { 703, 93, 159, 9, 1377 },
  { 760, 93, 159, 9, 1377 },
  { 798, 93, 159, 9, 1377 },
  { 836, 93, 159, 9, 1377 },
  { 868, 93, 159, 9, 1377 },
  { 900, 93, 159, 9, 1377 },
  { 932, 93, 159, 9, 1377 },
  { 964, 93, 159, 9, 1377 },
  { 990, 93, 159, 9, 1377 },
  { 632, 93, 159, 9, 1377 },
  { 710, 93, 159, 9, 1377 },
  { 1474, 1, 116, 1, 1120 },
  { 658, 142, 235, 0, 1344 },
  { 665, 144, 1, 0, 2241 },
  { 729, 144, 1, 0, 2241 },
  { 671, 144, 231, 0, 1312 },
  { 678, 146, 1, 0, 2209 },
  { 735, 146, 1, 0, 2209 },
  { 779, 146, 1, 0, 2209 },
  { 817, 146, 1, 0, 2209 },
  { 849, 146, 1, 0, 2209 },
  { 881, 146, 1, 0, 2209 },
  { 913, 146, 1, 0, 2209 },
  { 945, 146, 1, 0, 2209 },
  { 684, 148, 1, 0, 2209 },
  { 741, 148, 1, 0, 2209 },
  { 785, 148, 1, 0, 2209 },
  { 823, 148, 1, 0, 2209 },
  { 855, 148, 1, 0, 2209 },
  { 887, 148, 1, 0, 2209 },
  { 919, 148, 1, 0, 2209 },
  { 951, 148, 1, 0, 2209 },
  { 977, 148, 1, 0, 2209 },
  { 1003, 148, 1, 0, 2209 },
  { 690, 148, 1, 0, 2209 },
  { 747, 148, 1, 0, 2209 },
};

extern const uint16_t MipsRegUnitRoots[][2] = {
  { Mips::AT },
  { Mips::DSPCCond },
  { Mips::DSPCarry },
  { Mips::DSPEFI },
  { Mips::DSPOutFlag16_19 },
  { Mips::DSPOutFlag20 },
  { Mips::DSPOutFlag21 },
  { Mips::DSPOutFlag22 },
  { Mips::DSPOutFlag23 },
  { Mips::DSPPos },
  { Mips::DSPSCount },
  { Mips::FP },
  { Mips::GP },
  { Mips::MSAAccess },
  { Mips::MSACSR },
  { Mips::MSAIR },
  { Mips::MSAMap },
  { Mips::MSAModify },
  { Mips::MSARequest },
  { Mips::MSASave },
  { Mips::MSAUnmap },
  { Mips::PC },
  { Mips::RA },
  { Mips::SP },
  { Mips::ZERO },
  { Mips::A0 },
  { Mips::A1 },
  { Mips::A2 },
  { Mips::A3 },
  { Mips::LO0 },
  { Mips::HI0 },
  { Mips::LO1 },
  { Mips::HI1 },
  { Mips::LO2 },
  { Mips::HI2 },
  { Mips::LO3 },
  { Mips::HI3 },
  { Mips::COP20 },
  { Mips::COP21 },
  { Mips::COP22 },
  { Mips::COP23 },
  { Mips::COP24 },
  { Mips::COP25 },
  { Mips::COP26 },
  { Mips::COP27 },
  { Mips::COP28 },
  { Mips::COP29 },
  { Mips::COP210 },
  { Mips::COP211 },
  { Mips::COP212 },
  { Mips::COP213 },
  { Mips::COP214 },
  { Mips::COP215 },
  { Mips::COP216 },
  { Mips::COP217 },
  { Mips::COP218 },
  { Mips::COP219 },
  { Mips::COP220 },
  { Mips::COP221 },
  { Mips::COP222 },
  { Mips::COP223 },
  { Mips::COP224 },
  { Mips::COP225 },
  { Mips::COP226 },
  { Mips::COP227 },
  { Mips::COP228 },
  { Mips::COP229 },
  { Mips::COP230 },
  { Mips::COP231 },
  { Mips::F0 },
  { Mips::F1 },
  { Mips::F2 },
  { Mips::F3 },
  { Mips::F4 },
  { Mips::F5 },
  { Mips::F6 },
  { Mips::F7 },
  { Mips::F8 },
  { Mips::F9 },
  { Mips::F10 },
  { Mips::F11 },
  { Mips::F12 },
  { Mips::F13 },
  { Mips::F14 },
  { Mips::F15 },
  { Mips::F16 },
  { Mips::F17 },
  { Mips::F18 },
  { Mips::F19 },
  { Mips::F20 },
  { Mips::F21 },
  { Mips::F22 },
  { Mips::F23 },
  { Mips::F24 },
  { Mips::F25 },
  { Mips::F26 },
  { Mips::F27 },
  { Mips::F28 },
  { Mips::F29 },
  { Mips::F30 },
  { Mips::F31 },
  { Mips::FCC0 },
  { Mips::FCC1 },
  { Mips::FCC2 },
  { Mips::FCC3 },
  { Mips::FCC4 },
  { Mips::FCC5 },
  { Mips::FCC6 },
  { Mips::FCC7 },
  { Mips::FCR0 },
  { Mips::FCR1 },
  { Mips::FCR2 },
  { Mips::FCR3 },
  { Mips::FCR4 },
  { Mips::FCR5 },
  { Mips::FCR6 },
  { Mips::FCR7 },
  { Mips::FCR8 },
  { Mips::FCR9 },
  { Mips::FCR10 },
  { Mips::FCR11 },
  { Mips::FCR12 },
  { Mips::FCR13 },
  { Mips::FCR14 },
  { Mips::FCR15 },
  { Mips::FCR16 },
  { Mips::FCR17 },
  { Mips::FCR18 },
  { Mips::FCR19 },
  { Mips::FCR20 },
  { Mips::FCR21 },
  { Mips::FCR22 },
  { Mips::FCR23 },
  { Mips::FCR24 },
  { Mips::FCR25 },
  { Mips::FCR26 },
  { Mips::FCR27 },
  { Mips::FCR28 },
  { Mips::FCR29 },
  { Mips::FCR30 },
  { Mips::FCR31 },
  { Mips::F_HI0 },
  { Mips::F_HI1 },
  { Mips::F_HI2 },
  { Mips::F_HI3 },
  { Mips::F_HI4 },
  { Mips::F_HI5 },
  { Mips::F_HI6 },
  { Mips::F_HI7 },
  { Mips::F_HI8 },
  { Mips::F_HI9 },
  { Mips::F_HI10 },
  { Mips::F_HI11 },
  { Mips::F_HI12 },
  { Mips::F_HI13 },
  { Mips::F_HI14 },
  { Mips::F_HI15 },
  { Mips::F_HI16 },
  { Mips::F_HI17 },
  { Mips::F_HI18 },
  { Mips::F_HI19 },
  { Mips::F_HI20 },
  { Mips::F_HI21 },
  { Mips::F_HI22 },
  { Mips::F_HI23 },
  { Mips::F_HI24 },
  { Mips::F_HI25 },
  { Mips::F_HI26 },
  { Mips::F_HI27 },
  { Mips::F_HI28 },
  { Mips::F_HI29 },
  { Mips::F_HI30 },
  { Mips::F_HI31 },
  { Mips::HWR29 },
  { Mips::K0 },
  { Mips::K1 },
  { Mips::S0 },
  { Mips::S1 },
  { Mips::S2 },
  { Mips::S3 },
  { Mips::S4 },
  { Mips::S5 },
  { Mips::S6 },
  { Mips::S7 },
  { Mips::T0 },
  { Mips::T1 },
  { Mips::T2 },
  { Mips::T3 },
  { Mips::T4 },
  { Mips::T5 },
  { Mips::T6 },
  { Mips::T7 },
  { Mips::T8 },
  { Mips::T9 },
  { Mips::V0 },
  { Mips::V1 },
};

namespace {     // Register classes...
  // CCR Register Class...
  const uint16_t CCR[] = {
    Mips::FCR0, Mips::FCR1, Mips::FCR2, Mips::FCR3, Mips::FCR4, Mips::FCR5, Mips::FCR6, Mips::FCR7, Mips::FCR8, Mips::FCR9, Mips::FCR10, Mips::FCR11, Mips::FCR12, Mips::FCR13, Mips::FCR14, Mips::FCR15, Mips::FCR16, Mips::FCR17, Mips::FCR18, Mips::FCR19, Mips::FCR20, Mips::FCR21, Mips::FCR22, Mips::FCR23, Mips::FCR24, Mips::FCR25, Mips::FCR26, Mips::FCR27, Mips::FCR28, Mips::FCR29, Mips::FCR30, Mips::FCR31, 
  };

  // CCR Bit set.
  const uint8_t CCRBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0xff, 0xff, 0x07, 
  };

  // COP2 Register Class...
  const uint16_t COP2[] = {
    Mips::COP20, Mips::COP21, Mips::COP22, Mips::COP23, Mips::COP24, Mips::COP25, Mips::COP26, Mips::COP27, Mips::COP28, Mips::COP29, Mips::COP210, Mips::COP211, Mips::COP212, Mips::COP213, Mips::COP214, Mips::COP215, Mips::COP216, Mips::COP217, Mips::COP218, Mips::COP219, Mips::COP220, Mips::COP221, Mips::COP222, Mips::COP223, Mips::COP224, Mips::COP225, Mips::COP226, Mips::COP227, Mips::COP228, Mips::COP229, Mips::COP230, Mips::COP231, 
  };

  // COP2 Bit set.
  const uint8_t COP2Bits[] = {
    0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0x7f, 
  };

  // DSPR Register Class...
  const uint16_t DSPR[] = {
    Mips::ZERO, Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, 
  };

  // DSPR Bit set.
  const uint8_t DSPRBits[] = {
    0x02, 0x03, 0xf8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 0xfe, 0xfd, 0x3f, 
  };

  // FGR32 Register Class...
  const uint16_t FGR32[] = {
    Mips::F0, Mips::F1, Mips::F2, Mips::F3, Mips::F4, Mips::F5, Mips::F6, Mips::F7, Mips::F8, Mips::F9, Mips::F10, Mips::F11, Mips::F12, Mips::F13, Mips::F14, Mips::F15, Mips::F16, Mips::F17, Mips::F18, Mips::F19, Mips::F20, Mips::F21, Mips::F22, Mips::F23, Mips::F24, Mips::F25, Mips::F26, Mips::F27, Mips::F28, Mips::F29, Mips::F30, Mips::F31, 
  };

  // FGR32 Bit set.
  const uint8_t FGR32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0xff, 0xff, 0x07, 
  };

  // FGRH32 Register Class...
  const uint16_t FGRH32[] = {
    Mips::F_HI0, Mips::F_HI1, Mips::F_HI2, Mips::F_HI3, Mips::F_HI4, Mips::F_HI5, Mips::F_HI6, Mips::F_HI7, Mips::F_HI8, Mips::F_HI9, Mips::F_HI10, Mips::F_HI11, Mips::F_HI12, Mips::F_HI13, Mips::F_HI14, Mips::F_HI15, Mips::F_HI16, Mips::F_HI17, Mips::F_HI18, Mips::F_HI19, Mips::F_HI20, Mips::F_HI21, Mips::F_HI22, Mips::F_HI23, Mips::F_HI24, Mips::F_HI25, Mips::F_HI26, Mips::F_HI27, Mips::F_HI28, Mips::F_HI29, Mips::F_HI30, Mips::F_HI31, 
  };

  // FGRH32 Bit set.
  const uint8_t FGRH32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPR32 Register Class...
  const uint16_t GPR32[] = {
    Mips::ZERO, Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, 
  };

  // GPR32 Bit set.
  const uint8_t GPR32Bits[] = {
    0x02, 0x03, 0xf8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 0xfe, 0xfd, 0x3f, 
  };

  // CPU16RegsPlusSP Register Class...
  const uint16_t CPU16RegsPlusSP[] = {
    Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::S0, Mips::S1, Mips::SP, 
  };

  // CPU16RegsPlusSP Bit set.
  const uint8_t CPU16RegsPlusSPBits[] = {
    0x00, 0x00, 0xd0, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x30, 
  };

  // CPU16Regs Register Class...
  const uint16_t CPU16Regs[] = {
    Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::S0, Mips::S1, 
  };

  // CPU16Regs Bit set.
  const uint8_t CPU16RegsBits[] = {
    0x00, 0x00, 0xc0, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x30, 
  };

  // FCC Register Class...
  const uint16_t FCC[] = {
    Mips::FCC0, Mips::FCC1, Mips::FCC2, Mips::FCC3, Mips::FCC4, Mips::FCC5, Mips::FCC6, Mips::FCC7, 
  };

  // FCC Bit set.
  const uint8_t FCCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x07, 
  };

  // MSACtrl Register Class...
  const uint16_t MSACtrl[] = {
    Mips::MSAIR, Mips::MSACSR, Mips::MSAAccess, Mips::MSASave, Mips::MSAModify, Mips::MSARequest, Mips::MSAMap, Mips::MSAUnmap, 
  };

  // MSACtrl Bit set.
  const uint8_t MSACtrlBits[] = {
    0x00, 0xfc, 0x03, 
  };

  // HI32DSP Register Class...
  const uint16_t HI32DSP[] = {
    Mips::HI0, Mips::HI1, Mips::HI2, Mips::HI3, 
  };

  // HI32DSP Bit set.
  const uint8_t HI32DSPBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x01, 
  };

  // LO32DSP Register Class...
  const uint16_t LO32DSP[] = {
    Mips::LO0, Mips::LO1, Mips::LO2, Mips::LO3, 
  };

  // LO32DSP Bit set.
  const uint8_t LO32DSPBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 
  };

  // CPURAReg Register Class...
  const uint16_t CPURAReg[] = {
    Mips::RA, 
  };

  // CPURAReg Bit set.
  const uint8_t CPURARegBits[] = {
    0x00, 0x00, 0x08, 
  };

  // CPUSPReg Register Class...
  const uint16_t CPUSPReg[] = {
    Mips::SP, 
  };

  // CPUSPReg Bit set.
  const uint8_t CPUSPRegBits[] = {
    0x00, 0x00, 0x10, 
  };

  // DSPCC Register Class...
  const uint16_t DSPCC[] = {
    Mips::DSPCCond, 
  };

  // DSPCC Bit set.
  const uint8_t DSPCCBits[] = {
    0x04, 
  };

  // HI32 Register Class...
  const uint16_t HI32[] = {
    Mips::HI0, 
  };

  // HI32 Bit set.
  const uint8_t HI32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // HWRegs Register Class...
  const uint16_t HWRegs[] = {
    Mips::HWR29, 
  };

  // HWRegs Bit set.
  const uint8_t HWRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 
  };

  // LO32 Register Class...
  const uint16_t LO32[] = {
    Mips::LO0, 
  };

  // LO32 Bit set.
  const uint8_t LO32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // FGR64 Register Class...
  const uint16_t FGR64[] = {
    Mips::D0_64, Mips::D1_64, Mips::D2_64, Mips::D3_64, Mips::D4_64, Mips::D5_64, Mips::D6_64, Mips::D7_64, Mips::D8_64, Mips::D9_64, Mips::D10_64, Mips::D11_64, Mips::D12_64, Mips::D13_64, Mips::D14_64, Mips::D15_64, Mips::D16_64, Mips::D17_64, Mips::D18_64, Mips::D19_64, Mips::D20_64, Mips::D21_64, Mips::D22_64, Mips::D23_64, Mips::D24_64, Mips::D25_64, Mips::D26_64, Mips::D27_64, Mips::D28_64, Mips::D29_64, Mips::D30_64, Mips::D31_64, 
  };

  // FGR64 Bit set.
  const uint8_t FGR64Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPR64 Register Class...
  const uint16_t GPR64[] = {
    Mips::ZERO_64, Mips::AT_64, Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::T0_64, Mips::T1_64, Mips::T2_64, Mips::T3_64, Mips::T4_64, Mips::T5_64, Mips::T6_64, Mips::T7_64, Mips::S0_64, Mips::S1_64, Mips::S2_64, Mips::S3_64, Mips::S4_64, Mips::S5_64, Mips::S6_64, Mips::S7_64, Mips::T8_64, Mips::T9_64, Mips::K0_64, Mips::K1_64, Mips::GP_64, Mips::SP_64, Mips::FP_64, Mips::RA_64, 
  };

  // GPR64 Bit set.
  const uint8_t GPR64Bits[] = {
    0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x10, 0x00, 0x01, 0x02, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x07, 0x00, 0x00, 0x00, 0xc0, 0xfe, 0xff, 0x1f, 
  };

  // AFGR64 Register Class...
  const uint16_t AFGR64[] = {
    Mips::D0, Mips::D1, Mips::D2, Mips::D3, Mips::D4, Mips::D5, Mips::D6, Mips::D7, Mips::D8, Mips::D9, Mips::D10, Mips::D11, Mips::D12, Mips::D13, Mips::D14, Mips::D15, 
  };

  // AFGR64 Bit set.
  const uint8_t AFGR64Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x7f, 
  };

  // GPR64_with_sub_32_in_CPU16RegsPlusSP Register Class...
  const uint16_t GPR64_with_sub_32_in_CPU16RegsPlusSP[] = {
    Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S0_64, Mips::S1_64, Mips::SP_64, 
  };

  // GPR64_with_sub_32_in_CPU16RegsPlusSP Bit set.
  const uint8_t GPR64_with_sub_32_in_CPU16RegsPlusSPBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x80, 0x07, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x18, 
  };

  // GPR64_with_sub_32_in_CPU16Regs Register Class...
  const uint16_t GPR64_with_sub_32_in_CPU16Regs[] = {
    Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S0_64, Mips::S1_64, 
  };

  // GPR64_with_sub_32_in_CPU16Regs Bit set.
  const uint8_t GPR64_with_sub_32_in_CPU16RegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x07, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x18, 
  };

  // ACC64DSP Register Class...
  const uint16_t ACC64DSP[] = {
    Mips::AC0, Mips::AC1, Mips::AC2, Mips::AC3, 
  };

  // ACC64DSP Bit set.
  const uint8_t ACC64DSPBits[] = {
    0x00, 0x00, 0x00, 0x3c, 
  };

  // ACC64 Register Class...
  const uint16_t ACC64[] = {
    Mips::AC0, 
  };

  // ACC64 Bit set.
  const uint8_t ACC64Bits[] = {
    0x00, 0x00, 0x00, 0x04, 
  };

  // GPR64_with_sub_32_in_CPURAReg Register Class...
  const uint16_t GPR64_with_sub_32_in_CPURAReg[] = {
    Mips::RA_64, 
  };

  // GPR64_with_sub_32_in_CPURAReg Bit set.
  const uint8_t GPR64_with_sub_32_in_CPURARegBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 
  };

  // GPR64_with_sub_32_in_CPUSPReg Register Class...
  const uint16_t GPR64_with_sub_32_in_CPUSPReg[] = {
    Mips::SP_64, 
  };

  // GPR64_with_sub_32_in_CPUSPReg Bit set.
  const uint8_t GPR64_with_sub_32_in_CPUSPRegBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 
  };

  // HI64 Register Class...
  const uint16_t HI64[] = {
    Mips::HI0_64, 
  };

  // HI64 Bit set.
  const uint8_t HI64Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // LO64 Register Class...
  const uint16_t LO64[] = {
    Mips::LO0_64, 
  };

  // LO64 Bit set.
  const uint8_t LO64Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 
  };

  // MSA128B Register Class...
  const uint16_t MSA128B[] = {
    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, 
  };

  // MSA128B Bit set.
  const uint8_t MSA128BBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // MSA128D Register Class...
  const uint16_t MSA128D[] = {
    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, 
  };

  // MSA128D Bit set.
  const uint8_t MSA128DBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // MSA128H Register Class...
  const uint16_t MSA128H[] = {
    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, 
  };

  // MSA128H Bit set.
  const uint8_t MSA128HBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // MSA128W Register Class...
  const uint16_t MSA128W[] = {
    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, 
  };

  // MSA128W Bit set.
  const uint8_t MSA128WBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // ACC128 Register Class...
  const uint16_t ACC128[] = {
    Mips::AC0_64, 
  };

  // ACC128 Bit set.
  const uint8_t ACC128Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 
  };

}

extern const MCRegisterClass MipsMCRegisterClasses[] = {
  { "CCR", CCR, CCRBits, 32, sizeof(CCRBits), Mips::CCRRegClassID, 4, 4, 1, 0 },
  { "COP2", COP2, COP2Bits, 32, sizeof(COP2Bits), Mips::COP2RegClassID, 4, 4, 1, 0 },
  { "DSPR", DSPR, DSPRBits, 32, sizeof(DSPRBits), Mips::DSPRRegClassID, 4, 4, 1, 1 },
  { "FGR32", FGR32, FGR32Bits, 32, sizeof(FGR32Bits), Mips::FGR32RegClassID, 4, 4, 1, 1 },
  { "FGRH32", FGRH32, FGRH32Bits, 32, sizeof(FGRH32Bits), Mips::FGRH32RegClassID, 4, 4, 1, 0 },
  { "GPR32", GPR32, GPR32Bits, 32, sizeof(GPR32Bits), Mips::GPR32RegClassID, 4, 4, 1, 1 },
  { "CPU16RegsPlusSP", CPU16RegsPlusSP, CPU16RegsPlusSPBits, 9, sizeof(CPU16RegsPlusSPBits), Mips::CPU16RegsPlusSPRegClassID, 4, 4, 1, 1 },
  { "CPU16Regs", CPU16Regs, CPU16RegsBits, 8, sizeof(CPU16RegsBits), Mips::CPU16RegsRegClassID, 4, 4, 1, 1 },
  { "FCC", FCC, FCCBits, 8, sizeof(FCCBits), Mips::FCCRegClassID, 4, 4, 1, 0 },
  { "MSACtrl", MSACtrl, MSACtrlBits, 8, sizeof(MSACtrlBits), Mips::MSACtrlRegClassID, 4, 4, 1, 1 },
  { "HI32DSP", HI32DSP, HI32DSPBits, 4, sizeof(HI32DSPBits), Mips::HI32DSPRegClassID, 4, 4, 1, 1 },
  { "LO32DSP", LO32DSP, LO32DSPBits, 4, sizeof(LO32DSPBits), Mips::LO32DSPRegClassID, 4, 4, 1, 1 },
  { "CPURAReg", CPURAReg, CPURARegBits, 1, sizeof(CPURARegBits), Mips::CPURARegRegClassID, 4, 4, 1, 0 },
  { "CPUSPReg", CPUSPReg, CPUSPRegBits, 1, sizeof(CPUSPRegBits), Mips::CPUSPRegRegClassID, 4, 4, 1, 0 },
  { "DSPCC", DSPCC, DSPCCBits, 1, sizeof(DSPCCBits), Mips::DSPCCRegClassID, 4, 4, 1, 1 },
  { "HI32", HI32, HI32Bits, 1, sizeof(HI32Bits), Mips::HI32RegClassID, 4, 4, 1, 1 },
  { "HWRegs", HWRegs, HWRegsBits, 1, sizeof(HWRegsBits), Mips::HWRegsRegClassID, 4, 4, 1, 0 },
  { "LO32", LO32, LO32Bits, 1, sizeof(LO32Bits), Mips::LO32RegClassID, 4, 4, 1, 1 },
  { "FGR64", FGR64, FGR64Bits, 32, sizeof(FGR64Bits), Mips::FGR64RegClassID, 8, 8, 1, 1 },
  { "GPR64", GPR64, GPR64Bits, 32, sizeof(GPR64Bits), Mips::GPR64RegClassID, 8, 8, 1, 1 },
  { "AFGR64", AFGR64, AFGR64Bits, 16, sizeof(AFGR64Bits), Mips::AFGR64RegClassID, 8, 8, 1, 1 },
  { "GPR64_with_sub_32_in_CPU16RegsPlusSP", GPR64_with_sub_32_in_CPU16RegsPlusSP, GPR64_with_sub_32_in_CPU16RegsPlusSPBits, 9, sizeof(GPR64_with_sub_32_in_CPU16RegsPlusSPBits), Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID, 8, 8, 1, 1 },
  { "GPR64_with_sub_32_in_CPU16Regs", GPR64_with_sub_32_in_CPU16Regs, GPR64_with_sub_32_in_CPU16RegsBits, 8, sizeof(GPR64_with_sub_32_in_CPU16RegsBits), Mips::GPR64_with_sub_32_in_CPU16RegsRegClassID, 8, 8, 1, 1 },
  { "ACC64DSP", ACC64DSP, ACC64DSPBits, 4, sizeof(ACC64DSPBits), Mips::ACC64DSPRegClassID, 8, 8, 1, 1 },
  { "ACC64", ACC64, ACC64Bits, 1, sizeof(ACC64Bits), Mips::ACC64RegClassID, 8, 8, 1, 1 },
  { "GPR64_with_sub_32_in_CPURAReg", GPR64_with_sub_32_in_CPURAReg, GPR64_with_sub_32_in_CPURARegBits, 1, sizeof(GPR64_with_sub_32_in_CPURARegBits), Mips::GPR64_with_sub_32_in_CPURARegRegClassID, 8, 8, 1, 1 },
  { "GPR64_with_sub_32_in_CPUSPReg", GPR64_with_sub_32_in_CPUSPReg, GPR64_with_sub_32_in_CPUSPRegBits, 1, sizeof(GPR64_with_sub_32_in_CPUSPRegBits), Mips::GPR64_with_sub_32_in_CPUSPRegRegClassID, 8, 8, 1, 1 },
  { "HI64", HI64, HI64Bits, 1, sizeof(HI64Bits), Mips::HI64RegClassID, 8, 8, 1, 1 },
  { "LO64", LO64, LO64Bits, 1, sizeof(LO64Bits), Mips::LO64RegClassID, 8, 8, 1, 1 },
  { "MSA128B", MSA128B, MSA128BBits, 32, sizeof(MSA128BBits), Mips::MSA128BRegClassID, 16, 16, 1, 1 },
  { "MSA128D", MSA128D, MSA128DBits, 32, sizeof(MSA128DBits), Mips::MSA128DRegClassID, 16, 16, 1, 1 },
  { "MSA128H", MSA128H, MSA128HBits, 32, sizeof(MSA128HBits), Mips::MSA128HRegClassID, 16, 16, 1, 1 },
  { "MSA128W", MSA128W, MSA128WBits, 32, sizeof(MSA128WBits), Mips::MSA128WRegClassID, 16, 16, 1, 1 },
  { "ACC128", ACC128, ACC128Bits, 1, sizeof(ACC128Bits), Mips::ACC128RegClassID, 16, 16, 1, 1 },
};

// Mips Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0Dwarf2L[] = {
  { 0U, Mips::ZERO_64 },
  { 1U, Mips::AT_64 },
  { 2U, Mips::V0_64 },
  { 3U, Mips::V1_64 },
  { 4U, Mips::A0_64 },
  { 5U, Mips::A1_64 },
  { 6U, Mips::A2_64 },
  { 7U, Mips::A3_64 },
  { 8U, Mips::T0_64 },
  { 9U, Mips::T1_64 },
  { 10U, Mips::T2_64 },
  { 11U, Mips::T3_64 },
  { 12U, Mips::T4_64 },
  { 13U, Mips::T5_64 },
  { 14U, Mips::T6_64 },
  { 15U, Mips::T7_64 },
  { 16U, Mips::S0_64 },
  { 17U, Mips::S1_64 },
  { 18U, Mips::S2_64 },
  { 19U, Mips::S3_64 },
  { 20U, Mips::S4_64 },
  { 21U, Mips::S5_64 },
  { 22U, Mips::S6_64 },
  { 23U, Mips::S7_64 },
  { 24U, Mips::T8_64 },
  { 25U, Mips::T9_64 },
  { 26U, Mips::K0_64 },
  { 27U, Mips::K1_64 },
  { 28U, Mips::GP_64 },
  { 29U, Mips::SP_64 },
  { 30U, Mips::FP_64 },
  { 31U, Mips::RA_64 },
  { 32U, Mips::D0_64 },
  { 33U, Mips::D1_64 },
  { 34U, Mips::D2_64 },
  { 35U, Mips::D3_64 },
  { 36U, Mips::D4_64 },
  { 37U, Mips::D5_64 },
  { 38U, Mips::D6_64 },
  { 39U, Mips::D7_64 },
  { 40U, Mips::D8_64 },
  { 41U, Mips::D9_64 },
  { 42U, Mips::D10_64 },
  { 43U, Mips::D11_64 },
  { 44U, Mips::D12_64 },
  { 45U, Mips::D13_64 },
  { 46U, Mips::D14_64 },
  { 47U, Mips::D15_64 },
  { 48U, Mips::D16_64 },
  { 49U, Mips::D17_64 },
  { 50U, Mips::D18_64 },
  { 51U, Mips::D19_64 },
  { 52U, Mips::D20_64 },
  { 53U, Mips::D21_64 },
  { 54U, Mips::D22_64 },
  { 55U, Mips::D23_64 },
  { 56U, Mips::D24_64 },
  { 57U, Mips::D25_64 },
  { 58U, Mips::D26_64 },
  { 59U, Mips::D27_64 },
  { 60U, Mips::D28_64 },
  { 61U, Mips::D29_64 },
  { 62U, Mips::D30_64 },
  { 63U, Mips::D31_64 },
  { 64U, Mips::HI0 },
  { 65U, Mips::LO0 },
  { 176U, Mips::HI1 },
  { 177U, Mips::LO1 },
  { 178U, Mips::HI2 },
  { 179U, Mips::LO2 },
  { 180U, Mips::HI3 },
  { 181U, Mips::LO3 },
};
extern const unsigned MipsDwarfFlavour0Dwarf2LSize = sizeof(MipsDwarfFlavour0Dwarf2L)/sizeof(MCRegisterInfo::DwarfLLVMRegPair);

extern const MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0Dwarf2L[] = {
  { 0U, Mips::ZERO_64 },
  { 1U, Mips::AT_64 },
  { 2U, Mips::V0_64 },
  { 3U, Mips::V1_64 },
  { 4U, Mips::A0_64 },
  { 5U, Mips::A1_64 },
  { 6U, Mips::A2_64 },
  { 7U, Mips::A3_64 },
  { 8U, Mips::T0_64 },
  { 9U, Mips::T1_64 },
  { 10U, Mips::T2_64 },
  { 11U, Mips::T3_64 },
  { 12U, Mips::T4_64 },
  { 13U, Mips::T5_64 },
  { 14U, Mips::T6_64 },
  { 15U, Mips::T7_64 },
  { 16U, Mips::S0_64 },
  { 17U, Mips::S1_64 },
  { 18U, Mips::S2_64 },
  { 19U, Mips::S3_64 },
  { 20U, Mips::S4_64 },
  { 21U, Mips::S5_64 },
  { 22U, Mips::S6_64 },
  { 23U, Mips::S7_64 },
  { 24U, Mips::T8_64 },
  { 25U, Mips::T9_64 },
  { 26U, Mips::K0_64 },
  { 27U, Mips::K1_64 },
  { 28U, Mips::GP_64 },
  { 29U, Mips::SP_64 },
  { 30U, Mips::FP_64 },
  { 31U, Mips::RA_64 },
  { 32U, Mips::D0_64 },
  { 33U, Mips::D1_64 },
  { 34U, Mips::D2_64 },
  { 35U, Mips::D3_64 },
  { 36U, Mips::D4_64 },
  { 37U, Mips::D5_64 },
  { 38U, Mips::D6_64 },
  { 39U, Mips::D7_64 },
  { 40U, Mips::D8_64 },
  { 41U, Mips::D9_64 },
  { 42U, Mips::D10_64 },
  { 43U, Mips::D11_64 },
  { 44U, Mips::D12_64 },
  { 45U, Mips::D13_64 },
  { 46U, Mips::D14_64 },
  { 47U, Mips::D15_64 },
  { 48U, Mips::D16_64 },
  { 49U, Mips::D17_64 },
  { 50U, Mips::D18_64 },
  { 51U, Mips::D19_64 },
  { 52U, Mips::D20_64 },
  { 53U, Mips::D21_64 },
  { 54U, Mips::D22_64 },
  { 55U, Mips::D23_64 },
  { 56U, Mips::D24_64 },
  { 57U, Mips::D25_64 },
  { 58U, Mips::D26_64 },
  { 59U, Mips::D27_64 },
  { 60U, Mips::D28_64 },
  { 61U, Mips::D29_64 },
  { 62U, Mips::D30_64 },
  { 63U, Mips::D31_64 },
  { 64U, Mips::HI0 },
  { 65U, Mips::LO0 },
  { 176U, Mips::HI1 },
  { 177U, Mips::LO1 },
  { 178U, Mips::HI2 },
  { 179U, Mips::LO2 },
  { 180U, Mips::HI3 },
  { 181U, Mips::LO3 },
};
extern const unsigned MipsEHFlavour0Dwarf2LSize = sizeof(MipsEHFlavour0Dwarf2L)/sizeof(MCRegisterInfo::DwarfLLVMRegPair);

extern const MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0L2Dwarf[] = {
  { Mips::AT, 1U },
  { Mips::FP, 30U },
  { Mips::GP, 28U },
  { Mips::RA, 31U },
  { Mips::SP, 29U },
  { Mips::ZERO, 0U },
  { Mips::A0, 4U },
  { Mips::A1, 5U },
  { Mips::A2, 6U },
  { Mips::A3, 7U },
  { Mips::AT_64, 1U },
  { Mips::F0, 32U },
  { Mips::F1, 33U },
  { Mips::F2, 34U },
  { Mips::F3, 35U },
  { Mips::F4, 36U },
  { Mips::F5, 37U },
  { Mips::F6, 38U },
  { Mips::F7, 39U },
  { Mips::F8, 40U },
  { Mips::F9, 41U },
  { Mips::F10, 42U },
  { Mips::F11, 43U },
  { Mips::F12, 44U },
  { Mips::F13, 45U },
  { Mips::F14, 46U },
  { Mips::F15, 47U },
  { Mips::F16, 48U },
  { Mips::F17, 49U },
  { Mips::F18, 50U },
  { Mips::F19, 51U },
  { Mips::F20, 52U },
  { Mips::F21, 53U },
  { Mips::F22, 54U },
  { Mips::F23, 55U },
  { Mips::F24, 56U },
  { Mips::F25, 57U },
  { Mips::F26, 58U },
  { Mips::F27, 59U },
  { Mips::F28, 60U },
  { Mips::F29, 61U },
  { Mips::F30, 62U },
  { Mips::F31, 63U },
  { Mips::FP_64, 30U },
  { Mips::F_HI0, 32U },
  { Mips::F_HI1, 33U },
  { Mips::F_HI2, 34U },
  { Mips::F_HI3, 35U },
  { Mips::F_HI4, 36U },
  { Mips::F_HI5, 37U },
  { Mips::F_HI6, 38U },
  { Mips::F_HI7, 39U },
  { Mips::F_HI8, 40U },
  { Mips::F_HI9, 41U },
  { Mips::F_HI10, 42U },
  { Mips::F_HI11, 43U },
  { Mips::F_HI12, 44U },
  { Mips::F_HI13, 45U },
  { Mips::F_HI14, 46U },
  { Mips::F_HI15, 47U },
  { Mips::F_HI16, 48U },
  { Mips::F_HI17, 49U },
  { Mips::F_HI18, 50U },
  { Mips::F_HI19, 51U },
  { Mips::F_HI20, 52U },
  { Mips::F_HI21, 53U },
  { Mips::F_HI22, 54U },
  { Mips::F_HI23, 55U },
  { Mips::F_HI24, 56U },
  { Mips::F_HI25, 57U },
  { Mips::F_HI26, 58U },
  { Mips::F_HI27, 59U },
  { Mips::F_HI28, 60U },
  { Mips::F_HI29, 61U },
  { Mips::F_HI30, 62U },
  { Mips::F_HI31, 63U },
  { Mips::GP_64, 28U },
  { Mips::HI0, 64U },
  { Mips::HI1, 176U },
  { Mips::HI2, 178U },
  { Mips::HI3, 180U },
  { Mips::K0, 26U },
  { Mips::K1, 27U },
  { Mips::LO0, 65U },
  { Mips::LO1, 177U },
  { Mips::LO2, 179U },
  { Mips::LO3, 181U },
  { Mips::RA_64, 31U },
  { Mips::S0, 16U },
  { Mips::S1, 17U },
  { Mips::S2, 18U },
  { Mips::S3, 19U },
  { Mips::S4, 20U },
  { Mips::S5, 21U },
  { Mips::S6, 22U },
  { Mips::S7, 23U },
  { Mips::SP_64, 29U },
  { Mips::T0, 8U },
  { Mips::T1, 9U },
  { Mips::T2, 10U },
  { Mips::T3, 11U },
  { Mips::T4, 12U },
  { Mips::T5, 13U },
  { Mips::T6, 14U },
  { Mips::T7, 15U },
  { Mips::T8, 24U },
  { Mips::T9, 25U },
  { Mips::V0, 2U },
  { Mips::V1, 3U },
  { Mips::W0, 32U },
  { Mips::W1, 33U },
  { Mips::W2, 34U },
  { Mips::W3, 35U },
  { Mips::W4, 36U },
  { Mips::W5, 37U },
  { Mips::W6, 38U },
  { Mips::W7, 39U },
  { Mips::W8, 40U },
  { Mips::W9, 41U },
  { Mips::W10, 42U },
  { Mips::W11, 43U },
  { Mips::W12, 44U },
  { Mips::W13, 45U },
  { Mips::W14, 46U },
  { Mips::W15, 47U },
  { Mips::W16, 48U },
  { Mips::W17, 49U },
  { Mips::W18, 50U },
  { Mips::W19, 51U },
  { Mips::W20, 52U },
  { Mips::W21, 53U },
  { Mips::W22, 54U },
  { Mips::W23, 55U },
  { Mips::W24, 56U },
  { Mips::W25, 57U },
  { Mips::W26, 58U },
  { Mips::W27, 59U },
  { Mips::W28, 60U },
  { Mips::W29, 61U },
  { Mips::W30, 62U },
  { Mips::W31, 63U },
  { Mips::ZERO_64, 0U },
  { Mips::A0_64, 4U },
  { Mips::A1_64, 5U },
  { Mips::A2_64, 6U },
  { Mips::A3_64, 7U },
  { Mips::D0_64, 32U },
  { Mips::D1_64, 33U },
  { Mips::D2_64, 34U },
  { Mips::D3_64, 35U },
  { Mips::D4_64, 36U },
  { Mips::D5_64, 37U },
  { Mips::D6_64, 38U },
  { Mips::D7_64, 39U },
  { Mips::D8_64, 40U },
  { Mips::D9_64, 41U },
  { Mips::D10_64, 42U },
  { Mips::D11_64, 43U },
  { Mips::D12_64, 44U },
  { Mips::D13_64, 45U },
  { Mips::D14_64, 46U },
  { Mips::D15_64, 47U },
  { Mips::D16_64, 48U },
  { Mips::D17_64, 49U },
  { Mips::D18_64, 50U },
  { Mips::D19_64, 51U },
  { Mips::D20_64, 52U },
  { Mips::D21_64, 53U },
  { Mips::D22_64, 54U },
  { Mips::D23_64, 55U },
  { Mips::D24_64, 56U },
  { Mips::D25_64, 57U },
  { Mips::D26_64, 58U },
  { Mips::D27_64, 59U },
  { Mips::D28_64, 60U },
  { Mips::D29_64, 61U },
  { Mips::D30_64, 62U },
  { Mips::D31_64, 63U },
  { Mips::K0_64, 26U },
  { Mips::K1_64, 27U },
  { Mips::S0_64, 16U },
  { Mips::S1_64, 17U },
  { Mips::S2_64, 18U },
  { Mips::S3_64, 19U },
  { Mips::S4_64, 20U },
  { Mips::S5_64, 21U },
  { Mips::S6_64, 22U },
  { Mips::S7_64, 23U },
  { Mips::T0_64, 8U },
  { Mips::T1_64, 9U },
  { Mips::T2_64, 10U },
  { Mips::T3_64, 11U },
  { Mips::T4_64, 12U },
  { Mips::T5_64, 13U },
  { Mips::T6_64, 14U },
  { Mips::T7_64, 15U },
  { Mips::T8_64, 24U },
  { Mips::T9_64, 25U },
  { Mips::V0_64, 2U },
  { Mips::V1_64, 3U },
};
extern const unsigned MipsDwarfFlavour0L2DwarfSize = sizeof(MipsDwarfFlavour0L2Dwarf)/sizeof(MCRegisterInfo::DwarfLLVMRegPair);

extern const MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0L2Dwarf[] = {
  { Mips::AT, 1U },
  { Mips::FP, 30U },
  { Mips::GP, 28U },
  { Mips::RA, 31U },
  { Mips::SP, 29U },
  { Mips::ZERO, 0U },
  { Mips::A0, 4U },
  { Mips::A1, 5U },
  { Mips::A2, 6U },
  { Mips::A3, 7U },
  { Mips::AT_64, 1U },
  { Mips::F0, 32U },
  { Mips::F1, 33U },
  { Mips::F2, 34U },
  { Mips::F3, 35U },
  { Mips::F4, 36U },
  { Mips::F5, 37U },
  { Mips::F6, 38U },
  { Mips::F7, 39U },
  { Mips::F8, 40U },
  { Mips::F9, 41U },
  { Mips::F10, 42U },
  { Mips::F11, 43U },
  { Mips::F12, 44U },
  { Mips::F13, 45U },
  { Mips::F14, 46U },
  { Mips::F15, 47U },
  { Mips::F16, 48U },
  { Mips::F17, 49U },
  { Mips::F18, 50U },
  { Mips::F19, 51U },
  { Mips::F20, 52U },
  { Mips::F21, 53U },
  { Mips::F22, 54U },
  { Mips::F23, 55U },
  { Mips::F24, 56U },
  { Mips::F25, 57U },
  { Mips::F26, 58U },
  { Mips::F27, 59U },
  { Mips::F28, 60U },
  { Mips::F29, 61U },
  { Mips::F30, 62U },
  { Mips::F31, 63U },
  { Mips::FP_64, 30U },
  { Mips::F_HI0, 32U },
  { Mips::F_HI1, 33U },
  { Mips::F_HI2, 34U },
  { Mips::F_HI3, 35U },
  { Mips::F_HI4, 36U },
  { Mips::F_HI5, 37U },
  { Mips::F_HI6, 38U },
  { Mips::F_HI7, 39U },
  { Mips::F_HI8, 40U },
  { Mips::F_HI9, 41U },
  { Mips::F_HI10, 42U },
  { Mips::F_HI11, 43U },
  { Mips::F_HI12, 44U },
  { Mips::F_HI13, 45U },
  { Mips::F_HI14, 46U },
  { Mips::F_HI15, 47U },
  { Mips::F_HI16, 48U },
  { Mips::F_HI17, 49U },
  { Mips::F_HI18, 50U },
  { Mips::F_HI19, 51U },
  { Mips::F_HI20, 52U },
  { Mips::F_HI21, 53U },
  { Mips::F_HI22, 54U },
  { Mips::F_HI23, 55U },
  { Mips::F_HI24, 56U },
  { Mips::F_HI25, 57U },
  { Mips::F_HI26, 58U },
  { Mips::F_HI27, 59U },
  { Mips::F_HI28, 60U },
  { Mips::F_HI29, 61U },
  { Mips::F_HI30, 62U },
  { Mips::F_HI31, 63U },
  { Mips::GP_64, 28U },
  { Mips::HI0, 64U },
  { Mips::HI1, 176U },
  { Mips::HI2, 178U },
  { Mips::HI3, 180U },
  { Mips::K0, 26U },
  { Mips::K1, 27U },
  { Mips::LO0, 65U },
  { Mips::LO1, 177U },
  { Mips::LO2, 179U },
  { Mips::LO3, 181U },
  { Mips::RA_64, 31U },
  { Mips::S0, 16U },
  { Mips::S1, 17U },
  { Mips::S2, 18U },
  { Mips::S3, 19U },
  { Mips::S4, 20U },
  { Mips::S5, 21U },
  { Mips::S6, 22U },
  { Mips::S7, 23U },
  { Mips::SP_64, 29U },
  { Mips::T0, 8U },
  { Mips::T1, 9U },
  { Mips::T2, 10U },
  { Mips::T3, 11U },
  { Mips::T4, 12U },
  { Mips::T5, 13U },
  { Mips::T6, 14U },
  { Mips::T7, 15U },
  { Mips::T8, 24U },
  { Mips::T9, 25U },
  { Mips::V0, 2U },
  { Mips::V1, 3U },
  { Mips::W0, 32U },
  { Mips::W1, 33U },
  { Mips::W2, 34U },
  { Mips::W3, 35U },
  { Mips::W4, 36U },
  { Mips::W5, 37U },
  { Mips::W6, 38U },
  { Mips::W7, 39U },
  { Mips::W8, 40U },
  { Mips::W9, 41U },
  { Mips::W10, 42U },
  { Mips::W11, 43U },
  { Mips::W12, 44U },
  { Mips::W13, 45U },
  { Mips::W14, 46U },
  { Mips::W15, 47U },
  { Mips::W16, 48U },
  { Mips::W17, 49U },
  { Mips::W18, 50U },
  { Mips::W19, 51U },
  { Mips::W20, 52U },
  { Mips::W21, 53U },
  { Mips::W22, 54U },
  { Mips::W23, 55U },
  { Mips::W24, 56U },
  { Mips::W25, 57U },
  { Mips::W26, 58U },
  { Mips::W27, 59U },
  { Mips::W28, 60U },
  { Mips::W29, 61U },
  { Mips::W30, 62U },
  { Mips::W31, 63U },
  { Mips::ZERO_64, 0U },
  { Mips::A0_64, 4U },
  { Mips::A1_64, 5U },
  { Mips::A2_64, 6U },
  { Mips::A3_64, 7U },
  { Mips::D0_64, 32U },
  { Mips::D1_64, 33U },
  { Mips::D2_64, 34U },
  { Mips::D3_64, 35U },
  { Mips::D4_64, 36U },
  { Mips::D5_64, 37U },
  { Mips::D6_64, 38U },
  { Mips::D7_64, 39U },
  { Mips::D8_64, 40U },
  { Mips::D9_64, 41U },
  { Mips::D10_64, 42U },
  { Mips::D11_64, 43U },
  { Mips::D12_64, 44U },
  { Mips::D13_64, 45U },
  { Mips::D14_64, 46U },
  { Mips::D15_64, 47U },
  { Mips::D16_64, 48U },
  { Mips::D17_64, 49U },
  { Mips::D18_64, 50U },
  { Mips::D19_64, 51U },
  { Mips::D20_64, 52U },
  { Mips::D21_64, 53U },
  { Mips::D22_64, 54U },
  { Mips::D23_64, 55U },
  { Mips::D24_64, 56U },
  { Mips::D25_64, 57U },
  { Mips::D26_64, 58U },
  { Mips::D27_64, 59U },
  { Mips::D28_64, 60U },
  { Mips::D29_64, 61U },
  { Mips::D30_64, 62U },
  { Mips::D31_64, 63U },
  { Mips::K0_64, 26U },
  { Mips::K1_64, 27U },
  { Mips::S0_64, 16U },
  { Mips::S1_64, 17U },
  { Mips::S2_64, 18U },
  { Mips::S3_64, 19U },
  { Mips::S4_64, 20U },
  { Mips::S5_64, 21U },
  { Mips::S6_64, 22U },
  { Mips::S7_64, 23U },
  { Mips::T0_64, 8U },
  { Mips::T1_64, 9U },
  { Mips::T2_64, 10U },
  { Mips::T3_64, 11U },
  { Mips::T4_64, 12U },
  { Mips::T5_64, 13U },
  { Mips::T6_64, 14U },
  { Mips::T7_64, 15U },
  { Mips::T8_64, 24U },
  { Mips::T9_64, 25U },
  { Mips::V0_64, 2U },
  { Mips::V1_64, 3U },
};
extern const unsigned MipsEHFlavour0L2DwarfSize = sizeof(MipsEHFlavour0L2Dwarf)/sizeof(MCRegisterInfo::DwarfLLVMRegPair);

extern const uint16_t MipsRegEncodingTable[] = {
  0,
  1,
  0,
  0,
  0,
  0,
  0,
  0,
  30,
  28,
  2,
  1,
  0,
  6,
  4,
  5,
  3,
  7,
  0,
  31,
  29,
  0,
  4,
  5,
  6,
  7,
  0,
  1,
  2,
  3,
  1,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  28,
  30,
  0,
  0,
  0,
  0,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  30,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  28,
  0,
  1,
  2,
  3,
  29,
  26,
  27,
  0,
  1,
  2,
  3,
  31,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  29,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  24,
  25,
  2,
  3,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  4,
  5,
  6,
  7,
  0,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  0,
  26,
  27,
  0,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  24,
  25,
  2,
  3,
};
static inline void InitMipsMCRegisterInfo(MCRegisterInfo *RI, unsigned RA, unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) {
  RI->InitMCRegisterInfo(MipsRegDesc, 317, RA, PC, MipsMCRegisterClasses, 34, MipsRegUnitRoots, 196, MipsRegDiffLists, MipsRegStrings, MipsSubRegIdxLists, 12,
MipsSubRegIdxRanges,   MipsRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(MipsDwarfFlavour0Dwarf2L, MipsDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(MipsEHFlavour0Dwarf2L, MipsEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(MipsDwarfFlavour0L2Dwarf, MipsDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(MipsEHFlavour0L2Dwarf, MipsEHFlavour0L2DwarfSize, true);
    break;
  }
}

} // End llvm namespace 
#endif // GET_REGINFO_MC_DESC

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Register Information Header Fragment                                        *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_HEADER
#undef GET_REGINFO_HEADER
#include "llvm/Target/TargetRegisterInfo.h"

namespace llvm {

struct MipsGenRegisterInfo : public TargetRegisterInfo {
  explicit MipsGenRegisterInfo(unsigned RA, unsigned D = 0, unsigned E = 0, unsigned PC = 0);
  virtual bool needsStackRealignment(const MachineFunction &) const
     { return false; }
  virtual unsigned composeSubRegIndicesImpl(unsigned, unsigned) const;
  virtual const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const;
  virtual const RegClassWeight &getRegClassWeight(const TargetRegisterClass *RC) const;
  virtual unsigned getRegUnitWeight(unsigned RegUnit) const;
  virtual unsigned getNumRegPressureSets() const;
  virtual const char *getRegPressureSetName(unsigned Idx) const;
  virtual unsigned getRegPressureSetLimit(unsigned Idx) const;
  virtual const int *getRegClassPressureSets(const TargetRegisterClass *RC) const;
  virtual const int *getRegUnitPressureSets(unsigned RegUnit) const;
};

namespace Mips { // Register classes
  extern const TargetRegisterClass CCRRegClass;
  extern const TargetRegisterClass COP2RegClass;
  extern const TargetRegisterClass DSPRRegClass;
  extern const TargetRegisterClass FGR32RegClass;
  extern const TargetRegisterClass FGRH32RegClass;
  extern const TargetRegisterClass GPR32RegClass;
  extern const TargetRegisterClass CPU16RegsPlusSPRegClass;
  extern const TargetRegisterClass CPU16RegsRegClass;
  extern const TargetRegisterClass FCCRegClass;
  extern const TargetRegisterClass MSACtrlRegClass;
  extern const TargetRegisterClass HI32DSPRegClass;
  extern const TargetRegisterClass LO32DSPRegClass;
  extern const TargetRegisterClass CPURARegRegClass;
  extern const TargetRegisterClass CPUSPRegRegClass;
  extern const TargetRegisterClass DSPCCRegClass;
  extern const TargetRegisterClass HI32RegClass;
  extern const TargetRegisterClass HWRegsRegClass;
  extern const TargetRegisterClass LO32RegClass;
  extern const TargetRegisterClass FGR64RegClass;
  extern const TargetRegisterClass GPR64RegClass;
  extern const TargetRegisterClass AFGR64RegClass;
  extern const TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass;
  extern const TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsRegClass;
  extern const TargetRegisterClass ACC64DSPRegClass;
  extern const TargetRegisterClass ACC64RegClass;
  extern const TargetRegisterClass GPR64_with_sub_32_in_CPURARegRegClass;
  extern const TargetRegisterClass GPR64_with_sub_32_in_CPUSPRegRegClass;
  extern const TargetRegisterClass HI64RegClass;
  extern const TargetRegisterClass LO64RegClass;
  extern const TargetRegisterClass MSA128BRegClass;
  extern const TargetRegisterClass MSA128DRegClass;
  extern const TargetRegisterClass MSA128HRegClass;
  extern const TargetRegisterClass MSA128WRegClass;
  extern const TargetRegisterClass ACC128RegClass;
} // end of namespace Mips

} // End llvm namespace 
#endif // GET_REGINFO_HEADER

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Register and Register Classes Information                            *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_TARGET_DESC
#undef GET_REGINFO_TARGET_DESC
namespace llvm {

extern const MCRegisterClass MipsMCRegisterClasses[];

static const MVT::SimpleValueType VTLists[] = {
  /* 0 */ MVT::i32, MVT::Other,
  /* 2 */ MVT::i64, MVT::Other,
  /* 4 */ MVT::f32, MVT::Other,
  /* 6 */ MVT::f64, MVT::Other,
  /* 8 */ MVT::v16i8, MVT::Other,
  /* 10 */ MVT::v4i8, MVT::v2i16, MVT::Other,
  /* 13 */ MVT::v8i16, MVT::v8f16, MVT::Other,
  /* 16 */ MVT::v4i32, MVT::v4f32, MVT::Other,
  /* 19 */ MVT::v2i64, MVT::v2f64, MVT::Other,
  /* 22 */ MVT::Untyped, MVT::Other,
};

static const char *const SubRegIndexNameTable[] = { "sub_32", "sub_64", "sub_dsp16_19", "sub_dsp20", "sub_dsp21", "sub_dsp22", "sub_dsp23", "sub_hi", "sub_lo", "sub_hi_then_sub_32", "sub_32_sub_hi_then_sub_32" };


static const unsigned SubRegIndexLaneMaskTable[] = {
  ~0u,
  0x00000001, // sub_32
  0x00000041, // sub_64
  0x00000002, // sub_dsp16_19
  0x00000004, // sub_dsp20
  0x00000008, // sub_dsp21
  0x00000010, // sub_dsp22
  0x00000020, // sub_dsp23
  0x00000040, // sub_hi
  0x00000001, // sub_lo
  0x00000040, // sub_hi_then_sub_32
  0x00000041, // sub_32_sub_hi_then_sub_32
 };



static const TargetRegisterClass *const NullRegClasses[] = { NULL };

static const uint32_t CCRSubClassMask[] = {
  0x00000001, 0x00000000, 
};

static const uint32_t COP2SubClassMask[] = {
  0x00000002, 0x00000000, 
};

static const uint32_t DSPRSubClassMask[] = {
  0x000030e4, 0x00000000, 
  0x06680000, 0x00000000, // sub_32
};

static const uint32_t FGR32SubClassMask[] = {
  0x00000008, 0x00000000, 
  0x00100000, 0x00000000, // sub_hi
  0xe0140000, 0x00000001, // sub_lo
};

static const uint32_t FGRH32SubClassMask[] = {
  0x00000010, 0x00000000, 
  0xe0040000, 0x00000001, // sub_hi
};

static const uint32_t GPR32SubClassMask[] = {
  0x000030e0, 0x00000000, 
  0x06680000, 0x00000000, // sub_32
};

static const uint32_t CPU16RegsPlusSPSubClassMask[] = {
  0x000020c0, 0x00000000, 
  0x04600000, 0x00000000, // sub_32
};

static const uint32_t CPU16RegsSubClassMask[] = {
  0x00000080, 0x00000000, 
  0x00400000, 0x00000000, // sub_32
};

static const uint32_t FCCSubClassMask[] = {
  0x00000100, 0x00000000, 
};

static const uint32_t MSACtrlSubClassMask[] = {
  0x00000200, 0x00000000, 
};

static const uint32_t HI32DSPSubClassMask[] = {
  0x00008400, 0x00000000, 
  0x08000000, 0x00000000, // sub_32
  0x01800000, 0x00000000, // sub_hi
  0x00000000, 0x00000002, // sub_hi_then_sub_32
};

static const uint32_t LO32DSPSubClassMask[] = {
  0x00020800, 0x00000000, 
  0x10000000, 0x00000002, // sub_32
  0x01800000, 0x00000000, // sub_lo
};

static const uint32_t CPURARegSubClassMask[] = {
  0x00001000, 0x00000000, 
  0x02000000, 0x00000000, // sub_32
};

static const uint32_t CPUSPRegSubClassMask[] = {
  0x00002000, 0x00000000, 
  0x04000000, 0x00000000, // sub_32
};

static const uint32_t DSPCCSubClassMask[] = {
  0x00004000, 0x00000000, 
};

static const uint32_t HI32SubClassMask[] = {
  0x00008000, 0x00000000, 
  0x08000000, 0x00000000, // sub_32
  0x01000000, 0x00000000, // sub_hi
  0x00000000, 0x00000002, // sub_hi_then_sub_32
};

static const uint32_t HWRegsSubClassMask[] = {
  0x00010000, 0x00000000, 
};

static const uint32_t LO32SubClassMask[] = {
  0x00020000, 0x00000000, 
  0x10000000, 0x00000002, // sub_32
  0x01000000, 0x00000000, // sub_lo
};

static const uint32_t FGR64SubClassMask[] = {
  0x00040000, 0x00000000, 
  0xe0000000, 0x00000001, // sub_64
};

static const uint32_t GPR64SubClassMask[] = {
  0x06680000, 0x00000000, 
};

static const uint32_t AFGR64SubClassMask[] = {
  0x00100000, 0x00000000, 
};

static const uint32_t GPR64_with_sub_32_in_CPU16RegsPlusSPSubClassMask[] = {
  0x04600000, 0x00000000, 
};

static const uint32_t GPR64_with_sub_32_in_CPU16RegsSubClassMask[] = {
  0x00400000, 0x00000000, 
};

static const uint32_t ACC64DSPSubClassMask[] = {
  0x01800000, 0x00000000, 
  0x00000000, 0x00000002, // sub_32_sub_hi_then_sub_32
};

static const uint32_t ACC64SubClassMask[] = {
  0x01000000, 0x00000000, 
  0x00000000, 0x00000002, // sub_32_sub_hi_then_sub_32
};

static const uint32_t GPR64_with_sub_32_in_CPURARegSubClassMask[] = {
  0x02000000, 0x00000000, 
};

static const uint32_t GPR64_with_sub_32_in_CPUSPRegSubClassMask[] = {
  0x04000000, 0x00000000, 
};

static const uint32_t HI64SubClassMask[] = {
  0x08000000, 0x00000000, 
  0x00000000, 0x00000002, // sub_hi
};

static const uint32_t LO64SubClassMask[] = {
  0x10000000, 0x00000000, 
  0x00000000, 0x00000002, // sub_lo
};

static const uint32_t MSA128BSubClassMask[] = {
  0xe0000000, 0x00000001, 
};

static const uint32_t MSA128DSubClassMask[] = {
  0xe0000000, 0x00000001, 
};

static const uint32_t MSA128HSubClassMask[] = {
  0xe0000000, 0x00000001, 
};

static const uint32_t MSA128WSubClassMask[] = {
  0xe0000000, 0x00000001, 
};

static const uint32_t ACC128SubClassMask[] = {
  0x00000000, 0x00000002, 
};

static const uint16_t SuperRegIdxSeqs[] = {
  /* 0 */ 1, 0,
  /* 2 */ 2, 0,
  /* 4 */ 8, 0,
  /* 6 */ 1, 9, 0,
  /* 9 */ 8, 9, 0,
  /* 12 */ 1, 8, 10, 0,
  /* 16 */ 11, 0,
};

static const TargetRegisterClass *const GPR32Superclasses[] = {
  &Mips::DSPRRegClass,
  NULL
};

static const TargetRegisterClass *const CPU16RegsPlusSPSuperclasses[] = {
  &Mips::DSPRRegClass,
  &Mips::GPR32RegClass,
  NULL
};

static const TargetRegisterClass *const CPU16RegsSuperclasses[] = {
  &Mips::DSPRRegClass,
  &Mips::GPR32RegClass,
  &Mips::CPU16RegsPlusSPRegClass,
  NULL
};

static const TargetRegisterClass *const CPURARegSuperclasses[] = {
  &Mips::DSPRRegClass,
  &Mips::GPR32RegClass,
  NULL
};

static const TargetRegisterClass *const CPUSPRegSuperclasses[] = {
  &Mips::DSPRRegClass,
  &Mips::GPR32RegClass,
  &Mips::CPU16RegsPlusSPRegClass,
  NULL
};

static const TargetRegisterClass *const HI32Superclasses[] = {
  &Mips::HI32DSPRegClass,
  NULL
};

static const TargetRegisterClass *const LO32Superclasses[] = {
  &Mips::LO32DSPRegClass,
  NULL
};

static const TargetRegisterClass *const GPR64_with_sub_32_in_CPU16RegsPlusSPSuperclasses[] = {
  &Mips::GPR64RegClass,
  NULL
};

static const TargetRegisterClass *const GPR64_with_sub_32_in_CPU16RegsSuperclasses[] = {
  &Mips::GPR64RegClass,
  &Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,
  NULL
};

static const TargetRegisterClass *const ACC64Superclasses[] = {
  &Mips::ACC64DSPRegClass,
  NULL
};

static const TargetRegisterClass *const GPR64_with_sub_32_in_CPURARegSuperclasses[] = {
  &Mips::GPR64RegClass,
  NULL
};

static const TargetRegisterClass *const GPR64_with_sub_32_in_CPUSPRegSuperclasses[] = {
  &Mips::GPR64RegClass,
  &Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,
  NULL
};

static const TargetRegisterClass *const MSA128BSuperclasses[] = {
  &Mips::MSA128DRegClass,
  &Mips::MSA128HRegClass,
  &Mips::MSA128WRegClass,
  NULL
};

static const TargetRegisterClass *const MSA128DSuperclasses[] = {
  &Mips::MSA128BRegClass,
  &Mips::MSA128HRegClass,
  &Mips::MSA128WRegClass,
  NULL
};

static const TargetRegisterClass *const MSA128HSuperclasses[] = {
  &Mips::MSA128BRegClass,
  &Mips::MSA128DRegClass,
  &Mips::MSA128WRegClass,
  NULL
};

static const TargetRegisterClass *const MSA128WSuperclasses[] = {
  &Mips::MSA128BRegClass,
  &Mips::MSA128DRegClass,
  &Mips::MSA128HRegClass,
  NULL
};

namespace Mips {   // Register class instances
  extern const TargetRegisterClass CCRRegClass = {
    &MipsMCRegisterClasses[CCRRegClassID],
    VTLists + 0,
    CCRSubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass COP2RegClass = {
    &MipsMCRegisterClasses[COP2RegClassID],
    VTLists + 0,
    COP2SubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass DSPRRegClass = {
    &MipsMCRegisterClasses[DSPRRegClassID],
    VTLists + 10,
    DSPRSubClassMask,
    SuperRegIdxSeqs + 0,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass FGR32RegClass = {
    &MipsMCRegisterClasses[FGR32RegClassID],
    VTLists + 4,
    FGR32SubClassMask,
    SuperRegIdxSeqs + 9,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass FGRH32RegClass = {
    &MipsMCRegisterClasses[FGRH32RegClassID],
    VTLists + 4,
    FGRH32SubClassMask,
    SuperRegIdxSeqs + 4,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass GPR32RegClass = {
    &MipsMCRegisterClasses[GPR32RegClassID],
    VTLists + 0,
    GPR32SubClassMask,
    SuperRegIdxSeqs + 0,
    GPR32Superclasses,
    0
  };

  extern const TargetRegisterClass CPU16RegsPlusSPRegClass = {
    &MipsMCRegisterClasses[CPU16RegsPlusSPRegClassID],
    VTLists + 0,
    CPU16RegsPlusSPSubClassMask,
    SuperRegIdxSeqs + 0,
    CPU16RegsPlusSPSuperclasses,
    0
  };

  extern const TargetRegisterClass CPU16RegsRegClass = {
    &MipsMCRegisterClasses[CPU16RegsRegClassID],
    VTLists + 0,
    CPU16RegsSubClassMask,
    SuperRegIdxSeqs + 0,
    CPU16RegsSuperclasses,
    0
  };

  extern const TargetRegisterClass FCCRegClass = {
    &MipsMCRegisterClasses[FCCRegClassID],
    VTLists + 0,
    FCCSubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass MSACtrlRegClass = {
    &MipsMCRegisterClasses[MSACtrlRegClassID],
    VTLists + 0,
    MSACtrlSubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass HI32DSPRegClass = {
    &MipsMCRegisterClasses[HI32DSPRegClassID],
    VTLists + 0,
    HI32DSPSubClassMask,
    SuperRegIdxSeqs + 12,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass LO32DSPRegClass = {
    &MipsMCRegisterClasses[LO32DSPRegClassID],
    VTLists + 0,
    LO32DSPSubClassMask,
    SuperRegIdxSeqs + 6,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass CPURARegRegClass = {
    &MipsMCRegisterClasses[CPURARegRegClassID],
    VTLists + 0,
    CPURARegSubClassMask,
    SuperRegIdxSeqs + 0,
    CPURARegSuperclasses,
    0
  };

  extern const TargetRegisterClass CPUSPRegRegClass = {
    &MipsMCRegisterClasses[CPUSPRegRegClassID],
    VTLists + 0,
    CPUSPRegSubClassMask,
    SuperRegIdxSeqs + 0,
    CPUSPRegSuperclasses,
    0
  };

  extern const TargetRegisterClass DSPCCRegClass = {
    &MipsMCRegisterClasses[DSPCCRegClassID],
    VTLists + 10,
    DSPCCSubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass HI32RegClass = {
    &MipsMCRegisterClasses[HI32RegClassID],
    VTLists + 0,
    HI32SubClassMask,
    SuperRegIdxSeqs + 12,
    HI32Superclasses,
    0
  };

  extern const TargetRegisterClass HWRegsRegClass = {
    &MipsMCRegisterClasses[HWRegsRegClassID],
    VTLists + 0,
    HWRegsSubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass LO32RegClass = {
    &MipsMCRegisterClasses[LO32RegClassID],
    VTLists + 0,
    LO32SubClassMask,
    SuperRegIdxSeqs + 6,
    LO32Superclasses,
    0
  };

  extern const TargetRegisterClass FGR64RegClass = {
    &MipsMCRegisterClasses[FGR64RegClassID],
    VTLists + 6,
    FGR64SubClassMask,
    SuperRegIdxSeqs + 2,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass GPR64RegClass = {
    &MipsMCRegisterClasses[GPR64RegClassID],
    VTLists + 2,
    GPR64SubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass AFGR64RegClass = {
    &MipsMCRegisterClasses[AFGR64RegClassID],
    VTLists + 6,
    AFGR64SubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass = {
    &MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID],
    VTLists + 2,
    GPR64_with_sub_32_in_CPU16RegsPlusSPSubClassMask,
    SuperRegIdxSeqs + 1,
    GPR64_with_sub_32_in_CPU16RegsPlusSPSuperclasses,
    0
  };

  extern const TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsRegClass = {
    &MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16RegsRegClassID],
    VTLists + 2,
    GPR64_with_sub_32_in_CPU16RegsSubClassMask,
    SuperRegIdxSeqs + 1,
    GPR64_with_sub_32_in_CPU16RegsSuperclasses,
    0
  };

  extern const TargetRegisterClass ACC64DSPRegClass = {
    &MipsMCRegisterClasses[ACC64DSPRegClassID],
    VTLists + 22,
    ACC64DSPSubClassMask,
    SuperRegIdxSeqs + 16,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass ACC64RegClass = {
    &MipsMCRegisterClasses[ACC64RegClassID],
    VTLists + 22,
    ACC64SubClassMask,
    SuperRegIdxSeqs + 16,
    ACC64Superclasses,
    0
  };

  extern const TargetRegisterClass GPR64_with_sub_32_in_CPURARegRegClass = {
    &MipsMCRegisterClasses[GPR64_with_sub_32_in_CPURARegRegClassID],
    VTLists + 2,
    GPR64_with_sub_32_in_CPURARegSubClassMask,
    SuperRegIdxSeqs + 1,
    GPR64_with_sub_32_in_CPURARegSuperclasses,
    0
  };

  extern const TargetRegisterClass GPR64_with_sub_32_in_CPUSPRegRegClass = {
    &MipsMCRegisterClasses[GPR64_with_sub_32_in_CPUSPRegRegClassID],
    VTLists + 2,
    GPR64_with_sub_32_in_CPUSPRegSubClassMask,
    SuperRegIdxSeqs + 1,
    GPR64_with_sub_32_in_CPUSPRegSuperclasses,
    0
  };

  extern const TargetRegisterClass HI64RegClass = {
    &MipsMCRegisterClasses[HI64RegClassID],
    VTLists + 2,
    HI64SubClassMask,
    SuperRegIdxSeqs + 4,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass LO64RegClass = {
    &MipsMCRegisterClasses[LO64RegClassID],
    VTLists + 2,
    LO64SubClassMask,
    SuperRegIdxSeqs + 7,
    NullRegClasses,
    0
  };

  extern const TargetRegisterClass MSA128BRegClass = {
    &MipsMCRegisterClasses[MSA128BRegClassID],
    VTLists + 8,
    MSA128BSubClassMask,
    SuperRegIdxSeqs + 1,
    MSA128BSuperclasses,
    0
  };

  extern const TargetRegisterClass MSA128DRegClass = {
    &MipsMCRegisterClasses[MSA128DRegClassID],
    VTLists + 19,
    MSA128DSubClassMask,
    SuperRegIdxSeqs + 1,
    MSA128DSuperclasses,
    0
  };

  extern const TargetRegisterClass MSA128HRegClass = {
    &MipsMCRegisterClasses[MSA128HRegClassID],
    VTLists + 13,
    MSA128HSubClassMask,
    SuperRegIdxSeqs + 1,
    MSA128HSuperclasses,
    0
  };

  extern const TargetRegisterClass MSA128WRegClass = {
    &MipsMCRegisterClasses[MSA128WRegClassID],
    VTLists + 16,
    MSA128WSubClassMask,
    SuperRegIdxSeqs + 1,
    MSA128WSuperclasses,
    0
  };

  extern const TargetRegisterClass ACC128RegClass = {
    &MipsMCRegisterClasses[ACC128RegClassID],
    VTLists + 22,
    ACC128SubClassMask,
    SuperRegIdxSeqs + 1,
    NullRegClasses,
    0
  };

}

namespace {
  const TargetRegisterClass* const RegisterClasses[] = {
    &Mips::CCRRegClass,
    &Mips::COP2RegClass,
    &Mips::DSPRRegClass,
    &Mips::FGR32RegClass,
    &Mips::FGRH32RegClass,
    &Mips::GPR32RegClass,
    &Mips::CPU16RegsPlusSPRegClass,
    &Mips::CPU16RegsRegClass,
    &Mips::FCCRegClass,
    &Mips::MSACtrlRegClass,
    &Mips::HI32DSPRegClass,
    &Mips::LO32DSPRegClass,
    &Mips::CPURARegRegClass,
    &Mips::CPUSPRegRegClass,
    &Mips::DSPCCRegClass,
    &Mips::HI32RegClass,
    &Mips::HWRegsRegClass,
    &Mips::LO32RegClass,
    &Mips::FGR64RegClass,
    &Mips::GPR64RegClass,
    &Mips::AFGR64RegClass,
    &Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,
    &Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,
    &Mips::ACC64DSPRegClass,
    &Mips::ACC64RegClass,
    &Mips::GPR64_with_sub_32_in_CPURARegRegClass,
    &Mips::GPR64_with_sub_32_in_CPUSPRegRegClass,
    &Mips::HI64RegClass,
    &Mips::LO64RegClass,
    &Mips::MSA128BRegClass,
    &Mips::MSA128DRegClass,
    &Mips::MSA128HRegClass,
    &Mips::MSA128WRegClass,
    &Mips::ACC128RegClass,
  };
}

static const TargetRegisterInfoDesc MipsRegInfoDesc[] = { // Extra Descriptors
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 1 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 0 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
  { 0, 1 },
};
unsigned MipsGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
  static const uint8_t RowMap[11] = {
    0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 
  };
  static const uint8_t Rows[2][11] = {
    { 10, 0, 0, 0, 0, 0, 0, 8, 9, 0, 0, },
    { 1, 0, 0, 0, 0, 0, 0, 10, 1, 0, 0, },
  };

  --IdxA; assert(IdxA < 11);
  --IdxB; assert(IdxB < 11);
  return Rows[RowMap[IdxA]][IdxB];
}

const TargetRegisterClass *MipsGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const {
  static const uint8_t Table[34][11] = {
    {	// CCR
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// COP2
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// DSPR
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// FGR32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// FGRH32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// CPU16RegsPlusSP
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// CPU16Regs
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// FCC
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// MSACtrl
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// HI32DSP
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// LO32DSP
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// CPURAReg
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// CPUSPReg
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// DSPCC
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// HI32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// HWRegs
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// LO32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// FGR64
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      19,	// sub_hi -> FGR64
      19,	// sub_lo -> FGR64
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR64
      20,	// sub_32 -> GPR64
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// AFGR64
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      21,	// sub_hi -> AFGR64
      21,	// sub_lo -> AFGR64
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR64_with_sub_32_in_CPU16RegsPlusSP
      22,	// sub_32 -> GPR64_with_sub_32_in_CPU16RegsPlusSP
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR64_with_sub_32_in_CPU16Regs
      23,	// sub_32 -> GPR64_with_sub_32_in_CPU16Regs
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// ACC64DSP
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      24,	// sub_hi -> ACC64DSP
      24,	// sub_lo -> ACC64DSP
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// ACC64
      0,	// sub_32
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      25,	// sub_hi -> ACC64
      25,	// sub_lo -> ACC64
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR64_with_sub_32_in_CPURAReg
      26,	// sub_32 -> GPR64_with_sub_32_in_CPURAReg
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// GPR64_with_sub_32_in_CPUSPReg
      27,	// sub_32 -> GPR64_with_sub_32_in_CPUSPReg
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// HI64
      28,	// sub_32 -> HI64
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// LO64
      29,	// sub_32 -> LO64
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      0,	// sub_hi
      0,	// sub_lo
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// MSA128B
      0,	// sub_32
      30,	// sub_64 -> MSA128B
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      30,	// sub_hi -> MSA128B
      30,	// sub_lo -> MSA128B
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// MSA128D
      0,	// sub_32
      31,	// sub_64 -> MSA128D
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      31,	// sub_hi -> MSA128D
      31,	// sub_lo -> MSA128D
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// MSA128H
      0,	// sub_32
      32,	// sub_64 -> MSA128H
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      32,	// sub_hi -> MSA128H
      32,	// sub_lo -> MSA128H
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// MSA128W
      0,	// sub_32
      33,	// sub_64 -> MSA128W
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      33,	// sub_hi -> MSA128W
      33,	// sub_lo -> MSA128W
      0,	// sub_hi_then_sub_32
      0,	// sub_32_sub_hi_then_sub_32
    },
    {	// ACC128
      34,	// sub_32 -> ACC128
      0,	// sub_64
      0,	// sub_dsp16_19
      0,	// sub_dsp20
      0,	// sub_dsp21
      0,	// sub_dsp22
      0,	// sub_dsp23
      34,	// sub_hi -> ACC128
      34,	// sub_lo -> ACC128
      34,	// sub_hi_then_sub_32 -> ACC128
      34,	// sub_32_sub_hi_then_sub_32 -> ACC128
    },
  };
  assert(RC && "Missing regclass");
  if (!Idx) return RC;
  --Idx;
  assert(Idx < 11 && "Bad subreg");
  unsigned TV = Table[RC->getID()][Idx];
  return TV ? getRegClass(TV - 1) : 0;
}

/// Get the weight in units of pressure for this register class.
const RegClassWeight &MipsGenRegisterInfo::
getRegClassWeight(const TargetRegisterClass *RC) const {
  static const RegClassWeight RCWeightTable[] = {
    {0, 0},  	// CCR
    {0, 0},  	// COP2
    {1, 32},  	// DSPR
    {1, 32},  	// FGR32
    {1, 32},  	// FGRH32
    {1, 32},  	// GPR32
    {1, 9},  	// CPU16RegsPlusSP
    {1, 8},  	// CPU16Regs
    {0, 0},  	// FCC
    {1, 8},  	// MSACtrl
    {1, 4},  	// HI32DSP
    {1, 4},  	// LO32DSP
    {1, 1},  	// CPURAReg
    {1, 1},  	// CPUSPReg
    {1, 1},  	// DSPCC
    {1, 1},  	// HI32
    {0, 0},  	// HWRegs
    {1, 1},  	// LO32
    {2, 64},  	// FGR64
    {1, 32},  	// GPR64
    {2, 32},  	// AFGR64
    {1, 9},  	// GPR64_with_sub_32_in_CPU16RegsPlusSP
    {1, 8},  	// GPR64_with_sub_32_in_CPU16Regs
    {2, 8},  	// ACC64DSP
    {2, 2},  	// ACC64
    {1, 1},  	// GPR64_with_sub_32_in_CPURAReg
    {1, 1},  	// GPR64_with_sub_32_in_CPUSPReg
    {1, 1},  	// HI64
    {1, 1},  	// LO64
    {2, 64},  	// MSA128B
    {2, 64},  	// MSA128D
    {2, 64},  	// MSA128H
    {2, 64},  	// MSA128W
    {2, 2},  	// ACC128
    {0, 0} };
  return RCWeightTable[RC->getID()];
}

/// Get the weight in units of pressure for this register unit.
unsigned MipsGenRegisterInfo::
getRegUnitWeight(unsigned RegUnit) const {
  assert(RegUnit < 196 && "invalid register unit");
  // All register units have unit weight.
  return 1;
}


// Get the number of dimensions of register pressure.
unsigned MipsGenRegisterInfo::getNumRegPressureSets() const {
  return 12;
}

// Get the name of this register unit pressure set.
const char *MipsGenRegisterInfo::
getRegPressureSetName(unsigned Idx) const {
  static const char *PressureNameTable[] = {
    "DSPCC",
    "GPR64_with_sub_32_in_CPURAReg",
    "GPR64_with_sub_32_in_CPUSPReg",
    "ACC64",
    "HI32DSP+ACC64",
    "LO32DSP+ACC64",
    "MSACtrl",
    "ACC64DSP",
    "CPU16RegsPlusSP",
    "DSPR",
    "FGR32",
    "FGR64",
    0 };
  return PressureNameTable[Idx];
}

// Get the register unit pressure limit for this dimension.
// This limit must be adjusted dynamically for reserved registers.
unsigned MipsGenRegisterInfo::
getRegPressureSetLimit(unsigned Idx) const {
  static const unsigned PressureLimitTable[] = {
    1,  	// 0: DSPCC
    1,  	// 1: GPR64_with_sub_32_in_CPURAReg
    1,  	// 2: GPR64_with_sub_32_in_CPUSPReg
    2,  	// 3: ACC64
    5,  	// 4: HI32DSP+ACC64
    5,  	// 5: LO32DSP+ACC64
    8,  	// 6: MSACtrl
    8,  	// 7: ACC64DSP
    9,  	// 8: CPU16RegsPlusSP
    32,  	// 9: DSPR
    32,  	// 10: FGR32
    64,  	// 11: FGR64
    0 };
  return PressureLimitTable[Idx];
}

/// Table of pressure sets per register class or unit.
static const int RCSetsTable[] = {
    -1,  	// #0 CCR
    -1,  	// #1 COP2
    9,  -1,  	// #2 DSPR
    10,  11,  -1,  	// #4 FGR32
    -1,  	// #7 FGRH32
    9,  -1,  	// #8 GPR32
    8,  9,  -1,  	// #10 CPU16RegsPlusSP
    8,  9,  -1,  	// #13 CPU16Regs
    -1,  	// #16 FCC
    6,  -1,  	// #17 MSACtrl
    4,  7,  -1,  	// #19 HI32DSP
    5,  7,  -1,  	// #22 LO32DSP
    -1,  	// #25 CPURAReg
    -1,  	// #26 CPUSPReg
    0,  -1,  	// #27 DSPCC
    3,  4,  5,  7,  -1,  	// #29 HI32
    -1,  	// #34 HWRegs
    3,  4,  5,  7,  -1,  	// #35 LO32
    11,  -1,  	// #40 FGR64
    9,  -1,  	// #42 GPR64
    10,  11,  -1,  	// #44 AFGR64
    8,  9,  -1,  	// #47 GPR64_with_sub_32_in_CPU16RegsPlusSP
    8,  9,  -1,  	// #50 GPR64_with_sub_32_in_CPU16Regs
    7,  -1,  	// #53 ACC64DSP
    3,  4,  5,  7,  -1,  	// #55 ACC64
    1,  9,  -1,  	// #60 GPR64_with_sub_32_in_CPURAReg
    2,  8,  9,  -1,  	// #63 GPR64_with_sub_32_in_CPUSPReg
    3,  4,  5,  7,  -1,  	// #67 HI64
    3,  4,  5,  7,  -1,  	// #72 LO64
    11,  -1,  	// #77 MSA128B
    11,  -1,  	// #79 MSA128D
    11,  -1,  	// #81 MSA128H
    11,  -1,  	// #83 MSA128W
    3,  4,  5,  7,  -1,  	// #85 ACC128
    -1 };

/// Get the dimensions of register pressure impacted by this register class.
/// Returns a -1 terminated array of pressure set IDs
const int* MipsGenRegisterInfo::
getRegClassPressureSets(const TargetRegisterClass *RC) const {
  static const unsigned RCSetStartTable[] = {
    0,1,2,4,7,8,10,13,16,17,19,22,25,26,27,29,34,35,40,42,44,47,50,53,55,60,63,67,72,77,79,81,83,85,0 };
  unsigned SetListStart = RCSetStartTable[RC->getID()];
  return &RCSetsTable[SetListStart];
}

/// Get the dimensions of register pressure impacted by this register unit.
/// Returns a -1 terminated array of pressure set IDs
const int* MipsGenRegisterInfo::
getRegUnitPressureSets(unsigned RegUnit) const {
  assert(RegUnit < 196 && "invalid register unit");
  static const unsigned RUSetStartTable[] = {
    2,27,0,0,0,0,0,0,0,0,0,2,2,17,17,17,17,17,17,17,17,0,60,63,2,10,10,10,10,29,29,22,19,22,19,22,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,0,2,2,10,10,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,10,10,0 };
  unsigned SetListStart = RUSetStartTable[RegUnit];
  return &RCSetsTable[SetListStart];
}

extern const MCRegisterDesc MipsRegDesc[];
extern const MCPhysReg MipsRegDiffLists[];
extern const char MipsRegStrings[];
extern const uint16_t MipsRegUnitRoots[][2];
extern const uint16_t MipsSubRegIdxLists[];
extern const MCRegisterInfo::SubRegCoveredBits MipsSubRegIdxRanges[];
extern const uint16_t MipsRegEncodingTable[];
// Mips Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0Dwarf2L[];
extern const unsigned MipsDwarfFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0Dwarf2L[];
extern const unsigned MipsEHFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0L2Dwarf[];
extern const unsigned MipsDwarfFlavour0L2DwarfSize;

extern const MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0L2Dwarf[];
extern const unsigned MipsEHFlavour0L2DwarfSize;

MipsGenRegisterInfo::
MipsGenRegisterInfo(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour, unsigned PC)
  : TargetRegisterInfo(MipsRegInfoDesc, RegisterClasses, RegisterClasses+34,
             SubRegIndexNameTable, SubRegIndexLaneMaskTable, 0xffffff80) {
  InitMCRegisterInfo(MipsRegDesc, 317, RA, PC,
                     MipsMCRegisterClasses, 34,
                     MipsRegUnitRoots,
                     196,
                     MipsRegDiffLists,
                     MipsRegStrings,
                     MipsSubRegIdxLists,
                     12,
                     MipsSubRegIdxRanges,
                     MipsRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(MipsDwarfFlavour0Dwarf2L, MipsDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(MipsEHFlavour0Dwarf2L, MipsEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(MipsDwarfFlavour0L2Dwarf, MipsDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(MipsEHFlavour0L2Dwarf, MipsEHFlavour0L2DwarfSize, true);
    break;
  }
}

static const MCPhysReg CSR_Mips16RetHelper_SaveList[] = { Mips::V0, Mips::V1, Mips::A3, Mips::A2, Mips::A1, Mips::A0, Mips::S0, Mips::S1, 0 };
static const uint32_t CSR_Mips16RetHelper_RegMask[] = { 0x03c00000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x30000600, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_N32_SaveList[] = { Mips::D31_64, Mips::D29_64, Mips::D27_64, Mips::D25_64, Mips::D24_64, Mips::D23_64, Mips::D22_64, Mips::D21_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, 0 };
static const uint32_t CSR_N32_RegMask[] = { 0x00080300, 0x00000000, 0x00000c00, 0x00055f00, 0x08000000, 0x1abe0000, 0x0001ff00, 0x00000000, 0xbe000000, 0x0001fe0a, };
static const MCPhysReg CSR_N64_SaveList[] = { Mips::D31_64, Mips::D30_64, Mips::D29_64, Mips::D28_64, Mips::D27_64, Mips::D26_64, Mips::D25_64, Mips::D24_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, 0 };
static const uint32_t CSR_N64_RegMask[] = { 0x00080300, 0x00000000, 0x00007800, 0x0007f800, 0x08000000, 0x1ff00000, 0x0001ff00, 0x00000000, 0xf0000000, 0x0001fe0f, };
static const MCPhysReg CSR_O32_SaveList[] = { Mips::D15, Mips::D14, Mips::D13, Mips::D12, Mips::D11, Mips::D10, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, 0 };
static const uint32_t CSR_O32_RegMask[] = { 0x00080100, 0x00000000, 0x00007e00, 0x0007ff80, 0x00000000, 0x00000000, 0x0001fe00, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_O32_FP64_SaveList[] = { Mips::D31_64, Mips::D30_64, Mips::D29_64, Mips::D28_64, Mips::D27_64, Mips::D26_64, Mips::D25_64, Mips::D24_64, Mips::D23_64, Mips::D22_64, Mips::D21_64, Mips::D20_64, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, 0 };
static const uint32_t CSR_O32_FP64_RegMask[] = { 0x00080100, 0x00000000, 0x00007e00, 0x0007ff80, 0x00000000, 0x0fff0000, 0x0001fe00, 0x00000000, 0xff000000, 0x0000000f, };
static const MCPhysReg CSR_SingleFloatOnly_SaveList[] = { Mips::F31, Mips::F30, Mips::F29, Mips::F28, Mips::F27, Mips::F26, Mips::F25, Mips::F24, Mips::F23, Mips::F22, Mips::F21, Mips::F20, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, 0 };
static const uint32_t CSR_SingleFloatOnly_RegMask[] = { 0x00080100, 0x00000000, 0x00007e00, 0x0007ff80, 0x00000000, 0x00000000, 0x0001fe00, 0x00000000, 0x00000000, 0x00000000, };


} // End llvm namespace 
#endif // GET_REGINFO_TARGET_DESC

