{
  "original_uri": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA",
  "self": "https://memgator.cs.odu.edu/timemap/json/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA",
  "mementos": {
    "list": [
      {
        "datetime": "2018-03-21T16:03:52Z",
        "uri": "https://web.archive.org/web/20180321160352/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
      },
      {
        "datetime": "2018-08-31T12:16:38Z",
        "uri": "https://web.archive.org/web/20180831121638/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
      },
      {
        "datetime": "2018-08-31T12:32:48Z",
        "uri": "https://web.archive.org/web/20180831123248/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
      },
      {
        "datetime": "2020-11-09T03:50:47Z",
        "uri": "https://web.archive.org/web/20201109035047/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
      },
      {
        "datetime": "2020-12-24T17:12:14Z",
        "uri": "https://web.archive.org/web/20201224171214/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
      }
    ],
    "first": {
      "datetime": "2018-03-21T16:03:52Z",
      "uri": "https://web.archive.org/web/20180321160352/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
    },
    "last": {
      "datetime": "2020-12-24T17:12:14Z",
      "uri": "https://web.archive.org/web/20201224171214/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
    }
  },
  "timemap_uri": {
    "link_format": "https://memgator.cs.odu.edu/timemap/link/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA",
    "json_format": "https://memgator.cs.odu.edu/timemap/json/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA",
    "cdxj_format": "https://memgator.cs.odu.edu/timemap/cdxj/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
  },
  "timegate_uri": "https://memgator.cs.odu.edu/timegate/https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
}
