// Seed: 2328828539
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  type_7(
      id_2, 1 << 1 & 1 & id_0 & 1, 1, id_0, 1'b0 && 1
  );
  always @(id_1) id_2 = SystemTFIdentifier;
  logic id_4 = {1, 1, id_1};
endmodule
