

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sun Sep  3 07:07:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  114759661|  114759661|  1.148 sec|  1.148 sec|  114759662|  114759662|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                      |                                           |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                       Instance                       |                   Module                  |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_Linear_layer_qkv_fu_148                           |Linear_layer_qkv                           |   9580958|   9580958|  95.810 ms|  95.810 ms|   9580958|   9580958|       no|
        |grp_Self_attention_fu_164                             |Self_attention                             |     51913|     51913|   0.519 ms|   0.519 ms|     51913|     51913|       no|
        |grp_Linear_layer_ds0_fu_172                           |Linear_layer_ds0                           |   9580958|   9580958|  95.810 ms|  95.810 ms|   9580958|   9580958|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182    |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28    |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_fu_190                                 |Layer_norm                                 |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        |grp_Linear_layer_ds1_fu_200                           |Linear_layer_ds1                           |  38240414|  38240414|  0.382 sec|  0.382 sec|  38240414|  38240414|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210    |Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37    |     37067|     37067|   0.371 ms|   0.371 ms|     37067|     37067|       no|
        |grp_Linear_layer_ds2_fu_246                           |Linear_layer_ds2                           |  37975454|  37975454|  0.380 sec|  0.380 sec|  37975454|  37975454|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256  |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812  |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_1_fu_263                               |Layer_norm_1                               |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |     8147|  412|  138818|  187256|    0|
|Memory           |      544|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|    1896|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |     8691|  412|  138852|  189152|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |     3103|  187|     130|     355|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182    |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28    |        0|    0|    233|     214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256  |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812  |        0|    0|    233|     214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210    |Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37    |       35|  117|  26569|   18214|    0|
    |grp_Layer_norm_fu_190                                 |Layer_norm                                 |        0|    0|   1875|    1490|    0|
    |grp_Layer_norm_1_fu_263                               |Layer_norm_1                               |        0|    0|   1875|    1490|    0|
    |grp_Linear_layer_ds0_fu_172                           |Linear_layer_ds0                           |      814|    1|   2714|    3663|    0|
    |grp_Linear_layer_ds1_fu_200                           |Linear_layer_ds1                           |     3220|    1|   2776|    3728|    0|
    |grp_Linear_layer_ds2_fu_246                           |Linear_layer_ds2                           |     3154|    1|   2750|    3730|    0|
    |grp_Linear_layer_qkv_fu_148                           |Linear_layer_qkv                           |      814|    9|   3237|    4668|    0|
    |grp_Self_attention_fu_164                             |Self_attention                             |      110|  270|  95230|  147282|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U1802                  |dadd_64ns_64ns_64_7_full_dsp_1             |        0|    3|    630|    1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1798                  |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|     390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1797              |faddfsub_32ns_32ns_32_5_full_dsp_1         |        0|    2|    205|     390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1789                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1790                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1791                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1794                   |fdiv_32ns_32ns_32_16_no_dsp_1              |        0|    0|      0|       0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1795                   |fdiv_32ns_32ns_32_16_no_dsp_1              |        0|    0|      0|       0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1792                   |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|     321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1793                   |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|     321|    0|
    |fpext_32ns_64_2_no_dsp_1_U1800                        |fpext_32ns_64_2_no_dsp_1                   |        0|    0|      0|       0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1799                      |fptrunc_64ns_32_2_no_dsp_1                 |        0|    0|      0|       0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U1801                  |fsqrt_32ns_32ns_32_16_no_dsp_1             |        0|    0|      0|       0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U1796                       |sitofp_32ns_32_6_no_dsp_1                  |        0|    0|      0|       0|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |Total                                                 |                                           |     8147|  412| 138818|  187256|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v577_U  |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v578_U  |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v570_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v571_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v572_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v573_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v574_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v575_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v576_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v579_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v580_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                                        |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  113|         25|    1|         25|
    |grp_Linear_layer_qkv_fu_148_v553_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_148_v554_q0  |   20|          4|   32|        128|
    |grp_fu_274_ce                        |   25|          5|    1|          5|
    |grp_fu_274_opcode                    |   25|          5|    5|         25|
    |grp_fu_274_p0                        |   25|          5|   32|        160|
    |grp_fu_274_p1                        |   25|          5|   32|        160|
    |grp_fu_278_ce                        |   25|          5|    1|          5|
    |grp_fu_278_opcode                    |   25|          5|    5|         25|
    |grp_fu_278_p0                        |   25|          5|   32|        160|
    |grp_fu_278_p1                        |   25|          5|   32|        160|
    |grp_fu_282_ce                        |   25|          5|    1|          5|
    |grp_fu_282_opcode                    |   25|          5|    5|         25|
    |grp_fu_282_p0                        |   25|          5|   32|        160|
    |grp_fu_282_p1                        |   25|          5|   32|        160|
    |grp_fu_286_ce                        |   42|          8|    1|          8|
    |grp_fu_286_p0                        |   42|          8|   32|        256|
    |grp_fu_286_p1                        |   42|          8|   32|        256|
    |grp_fu_290_ce                        |   31|          6|    1|          6|
    |grp_fu_290_p0                        |   31|          6|   32|        192|
    |grp_fu_290_p1                        |   31|          6|   32|        192|
    |grp_fu_294_ce                        |   37|          7|    1|          7|
    |grp_fu_294_p0                        |   37|          7|   32|        224|
    |grp_fu_294_p1                        |   37|          7|   32|        224|
    |grp_fu_298_ce                        |   37|          7|    1|          7|
    |grp_fu_298_p0                        |   37|          7|   32|        224|
    |grp_fu_298_p1                        |   37|          7|   32|        224|
    |grp_fu_302_ce                        |   25|          5|    1|          5|
    |grp_fu_302_p0                        |   25|          5|   32|        160|
    |grp_fu_305_ce                        |   53|         10|    1|         10|
    |grp_fu_305_opcode                    |   53|         10|    2|         20|
    |grp_fu_305_p0                        |   53|         10|   32|        320|
    |grp_fu_305_p1                        |   53|         10|   32|        320|
    |grp_fu_309_ce                        |   25|          5|    1|          5|
    |grp_fu_309_p0                        |   25|          5|   32|        160|
    |grp_fu_309_p1                        |   25|          5|   32|        160|
    |grp_fu_313_ce                        |   20|          4|    1|          4|
    |grp_fu_313_p0                        |   20|          4|   64|        256|
    |grp_fu_316_ce                        |   20|          4|    1|          4|
    |grp_fu_316_p0                        |   20|          4|   32|        128|
    |grp_fu_319_ce                        |   14|          3|    1|          3|
    |grp_fu_319_p0                        |   14|          3|   32|         96|
    |grp_fu_319_p1                        |   14|          3|   32|         96|
    |grp_fu_323_ce                        |   14|          3|    1|          3|
    |grp_fu_323_p0                        |   14|          3|   64|        192|
    |grp_fu_323_p1                        |   14|          3|   64|        192|
    |v552_address0                        |   14|          3|   14|         42|
    |v552_ce0                             |   14|          3|    1|          3|
    |v553_ce0                             |    9|          2|    1|          2|
    |v554_ce0                             |    9|          2|    1|          2|
    |v555_ce0                             |    9|          2|    1|          2|
    |v556_ce0                             |    9|          2|    1|          2|
    |v557_ce0                             |    9|          2|    1|          2|
    |v558_ce0                             |    9|          2|    1|          2|
    |v570_address0                        |   14|          3|   14|         42|
    |v570_ce0                             |   14|          3|    1|          3|
    |v570_we0                             |    9|          2|    1|          2|
    |v571_address0                        |   14|          3|   14|         42|
    |v571_ce0                             |   14|          3|    1|          3|
    |v571_we0                             |    9|          2|    1|          2|
    |v572_address0                        |   14|          3|   14|         42|
    |v572_ce0                             |   14|          3|    1|          3|
    |v572_we0                             |    9|          2|    1|          2|
    |v573_address0                        |   14|          3|   14|         42|
    |v573_ce0                             |   14|          3|    1|          3|
    |v573_we0                             |    9|          2|    1|          2|
    |v574_address0                        |   14|          3|   14|         42|
    |v574_ce0                             |   14|          3|    1|          3|
    |v574_we0                             |    9|          2|    1|          2|
    |v575_address0                        |   14|          3|   14|         42|
    |v575_ce0                             |   14|          3|    1|          3|
    |v575_we0                             |    9|          2|    1|          2|
    |v576_address0                        |   20|          4|   14|         56|
    |v576_ce0                             |   20|          4|    1|          4|
    |v576_we0                             |    9|          2|    1|          2|
    |v577_address0                        |   14|          3|   16|         48|
    |v577_ce0                             |   14|          3|    1|          3|
    |v577_we0                             |    9|          2|    1|          2|
    |v578_address0                        |   14|          3|   16|         48|
    |v578_ce0                             |   14|          3|    1|          3|
    |v578_we0                             |    9|          2|    1|          2|
    |v579_address0                        |   14|          3|   14|         42|
    |v579_ce0                             |   14|          3|    1|          3|
    |v579_we0                             |    9|          2|    1|          2|
    |v580_address0                        |   14|          3|   14|         42|
    |v580_ce0                             |   14|          3|    1|          3|
    |v580_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1896|        384| 1193|       5886|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  24|   0|   24|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182_ap_start_reg    |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210_ap_start_reg    |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_263_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Layer_norm_fu_190_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_Linear_layer_ds0_fu_172_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_fu_200_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_fu_246_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_148_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Self_attention_fu_164_ap_start_reg                             |   1|   0|    1|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  34|   0|   34|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v552_address0  |  out|   14|   ap_memory|          v552|         array|
|v552_ce0       |  out|    1|   ap_memory|          v552|         array|
|v552_q0        |   in|   32|   ap_memory|          v552|         array|
|v553_address0  |  out|   20|   ap_memory|          v553|         array|
|v553_ce0       |  out|    1|   ap_memory|          v553|         array|
|v553_q0        |   in|   32|   ap_memory|          v553|         array|
|v554_address0  |  out|   10|   ap_memory|          v554|         array|
|v554_ce0       |  out|    1|   ap_memory|          v554|         array|
|v554_q0        |   in|   32|   ap_memory|          v554|         array|
|v555_address0  |  out|   20|   ap_memory|          v555|         array|
|v555_ce0       |  out|    1|   ap_memory|          v555|         array|
|v555_q0        |   in|   32|   ap_memory|          v555|         array|
|v556_address0  |  out|   10|   ap_memory|          v556|         array|
|v556_ce0       |  out|    1|   ap_memory|          v556|         array|
|v556_q0        |   in|   32|   ap_memory|          v556|         array|
|v557_address0  |  out|   20|   ap_memory|          v557|         array|
|v557_ce0       |  out|    1|   ap_memory|          v557|         array|
|v557_q0        |   in|   32|   ap_memory|          v557|         array|
|v558_address0  |  out|   10|   ap_memory|          v558|         array|
|v558_ce0       |  out|    1|   ap_memory|          v558|         array|
|v558_q0        |   in|   32|   ap_memory|          v558|         array|
|v559_address0  |  out|   20|   ap_memory|          v559|         array|
|v559_ce0       |  out|    1|   ap_memory|          v559|         array|
|v559_q0        |   in|   32|   ap_memory|          v559|         array|
|v560_address0  |  out|   10|   ap_memory|          v560|         array|
|v560_ce0       |  out|    1|   ap_memory|          v560|         array|
|v560_q0        |   in|   32|   ap_memory|          v560|         array|
|v561_address0  |  out|   22|   ap_memory|          v561|         array|
|v561_ce0       |  out|    1|   ap_memory|          v561|         array|
|v561_q0        |   in|   32|   ap_memory|          v561|         array|
|v562_address0  |  out|   12|   ap_memory|          v562|         array|
|v562_ce0       |  out|    1|   ap_memory|          v562|         array|
|v562_q0        |   in|   32|   ap_memory|          v562|         array|
|v563_address0  |  out|   22|   ap_memory|          v563|         array|
|v563_ce0       |  out|    1|   ap_memory|          v563|         array|
|v563_q0        |   in|   32|   ap_memory|          v563|         array|
|v564_address0  |  out|   10|   ap_memory|          v564|         array|
|v564_ce0       |  out|    1|   ap_memory|          v564|         array|
|v564_q0        |   in|   32|   ap_memory|          v564|         array|
|v565_address0  |  out|   10|   ap_memory|          v565|         array|
|v565_ce0       |  out|    1|   ap_memory|          v565|         array|
|v565_q0        |   in|   32|   ap_memory|          v565|         array|
|v566_address0  |  out|   10|   ap_memory|          v566|         array|
|v566_ce0       |  out|    1|   ap_memory|          v566|         array|
|v566_q0        |   in|   32|   ap_memory|          v566|         array|
|v567_address0  |  out|   10|   ap_memory|          v567|         array|
|v567_ce0       |  out|    1|   ap_memory|          v567|         array|
|v567_q0        |   in|   32|   ap_memory|          v567|         array|
|v568_address0  |  out|   10|   ap_memory|          v568|         array|
|v568_ce0       |  out|    1|   ap_memory|          v568|         array|
|v568_q0        |   in|   32|   ap_memory|          v568|         array|
|v569_address0  |  out|   14|   ap_memory|          v569|         array|
|v569_ce0       |  out|    1|   ap_memory|          v569|         array|
|v569_we0       |  out|    1|   ap_memory|          v569|         array|
|v569_d0        |  out|   32|   ap_memory|          v569|         array|
+---------------+-----+-----+------------+--------------+--------------+

