|ULA
Overflow <= ULA1bitLAST:inst59.Overflow
Operation[0] => ula1bit:inst.Op[0]
Operation[0] => ula1bit:inst20.Op[0]
Operation[0] => ula1bit:inst21.Op[0]
Operation[0] => ula1bit:inst22.Op[0]
Operation[0] => ula1bit:inst23.Op[0]
Operation[0] => ula1bit:inst24.Op[0]
Operation[0] => ula1bit:inst25.Op[0]
Operation[0] => ula1bit:inst26.Op[0]
Operation[0] => ula1bit:inst52.Op[0]
Operation[0] => ula1bit:inst27.Op[0]
Operation[0] => ula1bit:inst28.Op[0]
Operation[0] => ula1bit:inst29.Op[0]
Operation[0] => ula1bit:inst30.Op[0]
Operation[0] => ula1bit:inst31.Op[0]
Operation[0] => ula1bit:inst32.Op[0]
Operation[0] => ula1bit:inst33.Op[0]
Operation[0] => ula1bit:inst54.Op[0]
Operation[0] => ula1bit:inst34.Op[0]
Operation[0] => ula1bit:inst35.Op[0]
Operation[0] => ula1bit:inst36.Op[0]
Operation[0] => ula1bit:inst37.Op[0]
Operation[0] => ula1bit:inst38.Op[0]
Operation[0] => ula1bit:inst39.Op[0]
Operation[0] => ula1bit:inst40.Op[0]
Operation[0] => ula1bit:inst56.Op[0]
Operation[0] => ula1bit:inst41.Op[0]
Operation[0] => ula1bit:inst42.Op[0]
Operation[0] => ula1bit:inst43.Op[0]
Operation[0] => ula1bit:inst44.Op[0]
Operation[0] => ula1bit:inst45.Op[0]
Operation[0] => ula1bit:inst46.Op[0]
Operation[0] => ULA1bitLAST:inst59.Op[0]
Operation[1] => ula1bit:inst.Op[1]
Operation[1] => ula1bit:inst20.Op[1]
Operation[1] => ula1bit:inst21.Op[1]
Operation[1] => ula1bit:inst22.Op[1]
Operation[1] => ula1bit:inst23.Op[1]
Operation[1] => ula1bit:inst24.Op[1]
Operation[1] => ula1bit:inst25.Op[1]
Operation[1] => ula1bit:inst26.Op[1]
Operation[1] => ula1bit:inst52.Op[1]
Operation[1] => ula1bit:inst27.Op[1]
Operation[1] => ula1bit:inst28.Op[1]
Operation[1] => ula1bit:inst29.Op[1]
Operation[1] => ula1bit:inst30.Op[1]
Operation[1] => ula1bit:inst31.Op[1]
Operation[1] => ula1bit:inst32.Op[1]
Operation[1] => ula1bit:inst33.Op[1]
Operation[1] => ula1bit:inst54.Op[1]
Operation[1] => ula1bit:inst34.Op[1]
Operation[1] => ula1bit:inst35.Op[1]
Operation[1] => ula1bit:inst36.Op[1]
Operation[1] => ula1bit:inst37.Op[1]
Operation[1] => ula1bit:inst38.Op[1]
Operation[1] => ula1bit:inst39.Op[1]
Operation[1] => ula1bit:inst40.Op[1]
Operation[1] => ula1bit:inst56.Op[1]
Operation[1] => ula1bit:inst41.Op[1]
Operation[1] => ula1bit:inst42.Op[1]
Operation[1] => ula1bit:inst43.Op[1]
Operation[1] => ula1bit:inst44.Op[1]
Operation[1] => ula1bit:inst45.Op[1]
Operation[1] => ula1bit:inst46.Op[1]
Operation[1] => ULA1bitLAST:inst59.Op[1]
Operation[2] => ULA1bitLAST:inst59.Binvert
Operation[2] => ula1bit:inst46.Binvert
Operation[2] => ula1bit:inst45.Binvert
Operation[2] => ula1bit:inst44.Binvert
Operation[2] => ula1bit:inst43.Binvert
Operation[2] => ula1bit:inst42.Binvert
Operation[2] => ula1bit:inst41.Binvert
Operation[2] => ula1bit:inst56.Binvert
Operation[2] => ula1bit:inst40.Binvert
Operation[2] => ula1bit:inst39.Binvert
Operation[2] => ula1bit:inst38.Binvert
Operation[2] => ula1bit:inst37.Binvert
Operation[2] => ula1bit:inst36.Binvert
Operation[2] => ula1bit:inst35.Binvert
Operation[2] => ula1bit:inst34.Binvert
Operation[2] => ula1bit:inst54.Binvert
Operation[2] => ula1bit:inst33.Binvert
Operation[2] => ula1bit:inst32.Binvert
Operation[2] => ula1bit:inst31.Binvert
Operation[2] => ula1bit:inst30.Binvert
Operation[2] => ula1bit:inst29.Binvert
Operation[2] => ula1bit:inst28.Binvert
Operation[2] => ula1bit:inst27.Binvert
Operation[2] => ula1bit:inst52.Binvert
Operation[2] => ula1bit:inst26.Binvert
Operation[2] => ula1bit:inst25.Binvert
Operation[2] => ula1bit:inst24.Binvert
Operation[2] => ula1bit:inst23.Binvert
Operation[2] => ula1bit:inst22.Binvert
Operation[2] => ula1bit:inst21.Binvert
Operation[2] => ula1bit:inst20.Binvert
Operation[2] => ula1bit:inst.Binvert
Operation[2] => ula1bit:inst.Cin
Operation[3] => ULA1bitLAST:inst59.Ainvert
Operation[3] => ula1bit:inst46.Ainvert
Operation[3] => ula1bit:inst45.Ainvert
Operation[3] => ula1bit:inst44.Ainvert
Operation[3] => ula1bit:inst43.Ainvert
Operation[3] => ula1bit:inst42.Ainvert
Operation[3] => ula1bit:inst41.Ainvert
Operation[3] => ula1bit:inst56.Ainvert
Operation[3] => ula1bit:inst40.Ainvert
Operation[3] => ula1bit:inst39.Ainvert
Operation[3] => ula1bit:inst38.Ainvert
Operation[3] => ula1bit:inst37.Ainvert
Operation[3] => ula1bit:inst36.Ainvert
Operation[3] => ula1bit:inst35.Ainvert
Operation[3] => ula1bit:inst34.Ainvert
Operation[3] => ula1bit:inst54.Ainvert
Operation[3] => ula1bit:inst33.Ainvert
Operation[3] => ula1bit:inst32.Ainvert
Operation[3] => ula1bit:inst31.Ainvert
Operation[3] => ula1bit:inst30.Ainvert
Operation[3] => ula1bit:inst29.Ainvert
Operation[3] => ula1bit:inst28.Ainvert
Operation[3] => ula1bit:inst27.Ainvert
Operation[3] => ula1bit:inst52.Ainvert
Operation[3] => ula1bit:inst26.Ainvert
Operation[3] => ula1bit:inst25.Ainvert
Operation[3] => ula1bit:inst24.Ainvert
Operation[3] => ula1bit:inst23.Ainvert
Operation[3] => ula1bit:inst22.Ainvert
Operation[3] => ula1bit:inst21.Ainvert
Operation[3] => ula1bit:inst20.Ainvert
Operation[3] => ula1bit:inst.Ainvert
A[0] => ula1bit:inst.A
A[1] => ula1bit:inst20.A
A[2] => ula1bit:inst21.A
A[3] => ula1bit:inst22.A
A[4] => ula1bit:inst23.A
A[5] => ula1bit:inst24.A
A[6] => ula1bit:inst25.A
A[7] => ula1bit:inst26.A
A[8] => ula1bit:inst52.A
A[9] => ula1bit:inst27.A
A[10] => ula1bit:inst28.A
A[11] => ula1bit:inst29.A
A[12] => ula1bit:inst30.A
A[13] => ula1bit:inst31.A
A[14] => ula1bit:inst32.A
A[15] => ula1bit:inst33.A
A[16] => ula1bit:inst54.A
A[17] => ula1bit:inst34.A
A[18] => ula1bit:inst35.A
A[19] => ula1bit:inst36.A
A[20] => ula1bit:inst37.A
A[21] => ula1bit:inst38.A
A[22] => ula1bit:inst39.A
A[23] => ula1bit:inst40.A
A[24] => ula1bit:inst56.A
A[25] => ula1bit:inst41.A
A[26] => ula1bit:inst42.A
A[27] => ula1bit:inst43.A
A[28] => ula1bit:inst44.A
A[29] => ula1bit:inst45.A
A[30] => ula1bit:inst46.A
A[31] => ULA1bitLAST:inst59.A
B[0] => ula1bit:inst.B
B[1] => ula1bit:inst20.B
B[2] => ula1bit:inst21.B
B[3] => ula1bit:inst22.B
B[4] => ula1bit:inst23.B
B[5] => ula1bit:inst24.B
B[6] => ula1bit:inst25.B
B[7] => ula1bit:inst26.B
B[8] => ula1bit:inst52.B
B[9] => ula1bit:inst27.B
B[10] => ula1bit:inst28.B
B[11] => ula1bit:inst29.B
B[12] => ula1bit:inst30.B
B[13] => ula1bit:inst31.B
B[14] => ula1bit:inst32.B
B[15] => ula1bit:inst33.B
B[16] => ula1bit:inst54.B
B[17] => ula1bit:inst34.B
B[18] => ula1bit:inst35.B
B[19] => ula1bit:inst36.B
B[20] => ula1bit:inst37.B
B[21] => ula1bit:inst38.B
B[22] => ula1bit:inst39.B
B[23] => ula1bit:inst40.B
B[24] => ula1bit:inst56.B
B[25] => ula1bit:inst41.B
B[26] => ula1bit:inst42.B
B[27] => ula1bit:inst43.B
B[28] => ula1bit:inst44.B
B[29] => ula1bit:inst45.B
B[30] => ula1bit:inst46.B
B[31] => ULA1bitLAST:inst59.B
Cout <= ULA1bitLAST:inst59.Cout
Zero <= or32:inst1.out
Result[0] <= ula1bit:inst.Result
Result[1] <= ula1bit:inst20.Result
Result[2] <= ula1bit:inst21.Result
Result[3] <= ula1bit:inst22.Result
Result[4] <= ula1bit:inst23.Result
Result[5] <= ula1bit:inst24.Result
Result[6] <= ula1bit:inst25.Result
Result[7] <= ula1bit:inst26.Result
Result[8] <= ula1bit:inst52.Result
Result[9] <= ula1bit:inst27.Result
Result[10] <= ula1bit:inst28.Result
Result[11] <= ula1bit:inst29.Result
Result[12] <= ula1bit:inst30.Result
Result[13] <= ula1bit:inst31.Result
Result[14] <= ula1bit:inst32.Result
Result[15] <= ula1bit:inst33.Result
Result[16] <= ula1bit:inst54.Result
Result[17] <= ula1bit:inst34.Result
Result[18] <= ula1bit:inst35.Result
Result[19] <= ula1bit:inst36.Result
Result[20] <= ula1bit:inst37.Result
Result[21] <= ula1bit:inst38.Result
Result[22] <= ula1bit:inst39.Result
Result[23] <= ula1bit:inst40.Result
Result[24] <= ula1bit:inst56.Result
Result[25] <= ula1bit:inst41.Result
Result[26] <= ula1bit:inst42.Result
Result[27] <= ula1bit:inst43.Result
Result[28] <= ula1bit:inst44.Result
Result[29] <= ula1bit:inst45.Result
Result[30] <= ula1bit:inst46.Result
Result[31] <= ULA1bitLAST:inst59.Result


|ULA|ULA1bitLAST:inst59
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
Binvert => Overflow:inst1.Binvert
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Less => mux4to2:inst12.D3
Set <= Adder:inst7.S
Overflow <= Overflow:inst1.Overflow
Cout <= Adder:inst7.Cout


|ULA|ULA1bitLAST:inst59|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ULA1bitLAST:inst59|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ULA1bitLAST:inst59|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ULA1bitLAST:inst59|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ULA1bitLAST:inst59|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ULA1bitLAST:inst59|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ULA1bitLAST:inst59|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ULA1bitLAST:inst59|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ULA1bitLAST:inst59|Overflow:inst1
Overflow <= inst10.DB_MAX_OUTPUT_PORT_TYPE
AdderR => inst4.IN0
AdderR => inst6.IN0
AdderR => inst8.IN0
Binvert => inst9.IN1
Binvert => inst.IN0
Binvert => inst8.IN1
B => inst2.IN0
B => inst7.IN2
B => inst8.IN2
A => inst9.IN3
A => inst7.IN3
A => inst1.IN0


|ULA|ula1bit:inst46
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst46|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst46|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst46|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst46|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst46|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst46|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst46|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst46|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst46|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst46|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst46|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst46|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst46|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst45
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst45|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst45|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst45|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst45|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst45|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst45|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst45|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst45|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst45|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst45|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst45|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst45|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst45|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst44
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst44|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst44|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst44|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst44|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst44|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst44|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst44|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst44|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst44|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst44|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst44|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst44|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst44|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst43
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst43|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst43|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst43|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst43|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst43|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst43|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst43|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst43|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst43|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst43|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst43|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst43|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst43|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst42
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst42|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst42|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst42|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst42|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst42|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst42|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst42|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst42|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst42|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst42|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst42|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst42|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst42|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst41
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst41|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst41|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst41|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst41|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst41|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst41|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst41|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst41|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst41|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst41|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst41|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst41|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst41|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst56
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst56|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst56|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst56|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst56|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst56|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst56|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst56|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst56|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst56|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst56|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst56|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst56|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst56|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst40
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst40|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst40|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst40|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst40|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst40|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst40|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst40|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst40|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst40|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst40|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst40|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst40|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst40|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst39
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst39|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst39|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst39|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst39|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst39|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst39|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst39|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst39|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst39|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst39|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst39|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst39|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst39|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst38
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst38|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst38|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst38|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst38|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst38|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst38|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst38|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst38|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst38|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst38|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst38|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst38|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst38|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst37
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst37|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst37|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst37|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst37|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst37|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst37|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst37|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst37|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst37|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst37|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst37|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst37|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst37|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst36
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst36|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst36|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst36|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst36|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst36|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst36|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst36|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst36|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst36|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst36|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst36|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst36|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst36|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst35
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst35|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst35|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst35|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst35|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst35|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst35|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst35|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst35|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst35|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst35|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst35|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst35|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst35|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst34
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst34|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst34|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst34|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst34|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst34|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst34|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst34|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst34|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst34|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst34|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst34|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst34|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst34|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst54
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst54|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst54|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst54|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst54|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst54|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst54|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst54|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst54|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst54|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst54|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst54|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst54|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst54|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst33
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst33|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst33|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst33|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst33|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst33|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst33|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst33|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst33|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst33|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst33|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst33|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst33|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst33|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst32
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst32|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst32|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst32|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst32|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst32|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst32|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst32|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst32|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst32|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst32|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst32|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst32|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst32|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst31
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst31|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst31|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst31|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst31|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst31|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst31|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst31|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst31|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst31|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst31|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst31|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst31|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst31|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst30
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst30|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst30|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst30|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst30|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst30|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst30|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst30|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst30|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst30|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst30|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst30|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst30|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst30|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst29
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst29|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst29|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst29|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst29|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst29|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst29|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst29|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst29|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst29|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst29|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst29|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst29|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst29|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst28
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst28|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst28|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst28|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst28|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst28|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst28|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst28|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst28|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst28|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst28|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst28|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst28|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst28|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst27
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst27|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst27|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst27|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst27|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst27|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst27|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst27|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst27|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst27|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst27|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst27|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst27|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst27|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst52
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst52|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst52|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst52|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst52|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst52|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst52|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst52|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst52|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst52|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst52|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst52|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst52|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst52|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst26
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst26|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst26|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst26|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst26|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst26|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst26|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst26|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst26|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst26|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst26|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst26|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst26|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst26|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst25
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst25|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst25|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst25|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst25|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst25|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst25|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst25|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst25|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst25|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst25|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst25|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst25|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst25|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst24
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst24|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst24|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst24|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst24|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst24|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst24|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst24|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst24|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst24|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst24|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst24|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst24|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst24|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst23
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst23|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst23|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst23|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst23|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst23|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst23|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst23|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst23|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst23|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst23|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst23|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst23|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst23|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst22
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst22|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst22|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst22|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst22|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst22|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst22|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst22|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst22|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst22|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst22|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst22|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst22|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst22|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst21
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst21|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst21|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst21|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst21|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst21|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst21|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst21|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst21|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst21|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst21|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst21|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst21|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst21|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst20
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst20|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst20|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst20|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst20|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst20|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst20|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst20|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst20|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst20|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst20|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst20|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst20|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst20|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|ula1bit:inst
Cout <= Adder:inst7.Cout
Ainvert => mux1to2:inst14.S
A => mux1to2:inst14.D0
A => inst.IN0
Binvert => mux1to2:inst17.S
B => mux1to2:inst17.D0
B => inst16.IN0
Cin => Adder:inst7.Cin
Result <= mux4to2:inst12.R
Op[0] => mux4to2:inst12.S0
Op[1] => mux4to2:inst12.S1
Less => mux4to2:inst12.D3


|ULA|ula1bit:inst|Adder:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst5.IN0
A => inst3.IN0
B => inst5.IN1
B => inst3.IN1
Cin => inst.IN0
Cin => inst4.IN1
S <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ULA|ula1bit:inst|mux1to2:inst14
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst|mux1to2:inst14|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst|mux1to2:inst14|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst|mux1to2:inst14|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst|mux1to2:inst17
R <= MUX:inst10.result
D0 => MUX:inst10.data[0]
D1 => MUX:inst10.data[1]
S => MUX:inst10.sel[0]


|ULA|ula1bit:inst|mux1to2:inst17|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst|mux1to2:inst17|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_1vc:auto_generated.data[0]
data[1][0] => mux_1vc:auto_generated.data[1]
sel[0] => mux_1vc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1vc:auto_generated.result[0]


|ULA|ula1bit:inst|mux1to2:inst17|MUX:inst10|lpm_mux:$00001|mux_1vc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ULA|ula1bit:inst|mux4to2:inst12
R <= MUX:inst10.result
D3 => MUX:inst10.data[3]
D2 => MUX:inst10.data[2]
D1 => MUX:inst10.data[1]
D0 => MUX:inst10.data[0]
S0 => MUX:inst10.sel[0]
S1 => MUX:inst10.sel[1]


|ULA|ula1bit:inst|mux4to2:inst12|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|ULA|ula1bit:inst|mux4to2:inst12|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|ULA|ula1bit:inst|mux4to2:inst12|MUX:inst10|lpm_mux:$00001|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ULA|or32:inst1
out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst.IN2
in[1] => inst.IN1
in[2] => inst.IN0
in[3] => inst.IN5
in[4] => inst.IN4
in[5] => inst.IN3
in[6] => inst.IN7
in[7] => inst.IN6
in[8] => inst.IN8
in[9] => inst.IN10
in[10] => inst.IN9
in[11] => inst.IN11
in[12] => inst2.IN2
in[13] => inst2.IN1
in[14] => inst2.IN0
in[15] => inst2.IN5
in[16] => inst2.IN4
in[17] => inst2.IN3
in[18] => inst2.IN7
in[19] => inst2.IN6
in[20] => inst2.IN8
in[21] => inst2.IN10
in[22] => inst2.IN9
in[23] => inst2.IN11
in[24] => inst6.IN0
in[25] => inst6.IN2
in[26] => inst6.IN1
in[27] => inst6.IN3
in[28] => inst6.IN5
in[29] => inst6.IN4
in[30] => inst6.IN6
in[31] => inst6.IN7


