{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758558411220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758558411220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 10:26:51 2025 " "Processing started: Mon Sep 22 10:26:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758558411220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558411220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558411220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758558411527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758558411527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_dec " "Found entity 1: seg7_dec" {  } { { "seg7_dec.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/seg7_dec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1bit " "Found entity 1: mux_2_1_1bit" {  } { { "mux_2_1_1bit.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/mux_2_1_1bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_A " "Found entity 1: circuit_A" {  } { { "circuit_A.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/circuit_A.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_b.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_B " "Found entity 1: circuit_B" {  } { { "circuit_B.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/circuit_B.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417558 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_to_dec.v " "Can't analyze file -- file bin_to_dec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/FA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/adder_4bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_a_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_A_v2 " "Found entity 1: circuit_A_v2" {  } { { "circuit_A_v2.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/circuit_A_v2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_dec_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec_v2 " "Found entity 1: bin_to_dec_v2" {  } { { "bin_to_dec_v2.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/bin_to_dec_v2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file checkbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkBCD " "Found entity 1: checkBCD" {  } { { "checkBCD.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/checkBCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417568 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_to_dec_v3.v " "Can't analyze file -- file bin_to_dec_v3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417571 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD_Adder_1bit.v " "Can't analyze file -- file BCD_Adder_1bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD_Adder_2Dig.v " "Can't analyze file -- file BCD_Adder_2Dig.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417577 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "convert_6bit_to_BCD.v " "Can't analyze file -- file convert_6bit_to_BCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417580 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin6_to_bcd.v " "Can't analyze file -- file bin6_to_bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd7seg.v " "Can't analyze file -- file bcd7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417585 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "b2b.v " "Can't analyze file -- file b2b.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417588 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add3.v " "Can't analyze file -- file add3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "BCD_Adder.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/BCD_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TwoDigit_BCD_Adder.v " "Can't analyze file -- file TwoDigit_BCD_Adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add2_if.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_add2_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_add2_if " "Found entity 1: bcd_add2_if" {  } { { "bcd_add2_if.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/bcd_add2_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add1.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_add1 " "Found entity 1: bcd_add1" {  } { { "bcd_add1.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/bcd_add1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/seg7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2digit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_2digit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_2digit_adder " "Found entity 1: bcd_2digit_adder" {  } { { "bcd_2digit_adder.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/bcd_2digit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417603 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fulladder_4bit.v " "Can't analyze file -- file fulladder_4bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "full_adder.v " "Can't analyze file -- file full_adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758558417609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg2 " "Found entity 1: hex7seg2" {  } { { "hex7seg2.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/hex7seg2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758558417610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758558417647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(86) " "Verilog HDL assignment warning at main.v(86): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.v(10) " "Output port \"HEX2\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 main.v(11) " "Output port \"HEX3\" at main.v(11) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 main.v(12) " "Output port \"HEX4\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 main.v(14) " "Output port \"HEX5\" at main.v(14) has no driver" {  } { { "main.v" "" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758558417648 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:U0 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg2 hex7seg2:h0 " "Elaborating entity \"hex7seg2\" for hierarchy \"hex7seg2:h0\"" {  } { { "main.v" "h0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417666 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A U0 " "Port \"A\" does not exist in macrofunction \"U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417682 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B U0 " "Port \"B\" does not exist in macrofunction \"U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417683 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Cin U0 " "Port \"Cin\" does not exist in macrofunction \"U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417683 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Cout U0 " "Port \"Cout\" does not exist in macrofunction \"U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417683 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Sum U0 " "Port \"Sum\" does not exist in macrofunction \"U0\"" {  } { { "main.v" "U0" { Text "C:/Users/S0l1d/01- Advanced DD/QuartusLite/DE10_Board/Projects/Lab02/main.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758558417683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758558417687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758558417761 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 22 10:26:57 2025 " "Processing ended: Mon Sep 22 10:26:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758558417761 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758558417761 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758558417761 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558417761 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758558418450 ""}
