   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"mcu_arch.c"
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.mcu_arch_init,"ax",%progbits
  24              		.align	1
  25              		.global	mcu_arch_init
  26              		.thumb
  27              		.thumb_func
  29              	mcu_arch_init:
  30              	.LFB24:
  31              		.file 1 "arch/stm32/mcu_arch.c"
   1:arch/stm32/mcu_arch.c **** /*
   2:arch/stm32/mcu_arch.c ****  * Paparazzi stm32 arch dependant microcontroller initialisation function
   3:arch/stm32/mcu_arch.c ****  *
   4:arch/stm32/mcu_arch.c ****  * Copyright (C) 2010 The Paparazzi team
   5:arch/stm32/mcu_arch.c ****  *
   6:arch/stm32/mcu_arch.c ****  * This file is part of Paparazzi.
   7:arch/stm32/mcu_arch.c ****  *
   8:arch/stm32/mcu_arch.c ****  * Paparazzi is free software; you can redistribute it and/or modify
   9:arch/stm32/mcu_arch.c ****  * it under the terms of the GNU General Public License as published by
  10:arch/stm32/mcu_arch.c ****  * the Free Software Foundation; either version 2, or (at your option)
  11:arch/stm32/mcu_arch.c ****  * any later version.
  12:arch/stm32/mcu_arch.c ****  *
  13:arch/stm32/mcu_arch.c ****  * Paparazzi is distributed in the hope that it will be useful,
  14:arch/stm32/mcu_arch.c ****  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15:arch/stm32/mcu_arch.c ****  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  16:arch/stm32/mcu_arch.c ****  * GNU General Public License for more details.
  17:arch/stm32/mcu_arch.c ****  *
  18:arch/stm32/mcu_arch.c ****  * You should have received a copy of the GNU General Public License
  19:arch/stm32/mcu_arch.c ****  * along with Paparazzi; see the file COPYING.  If not, write to
  20:arch/stm32/mcu_arch.c ****  * the Free Software Foundation, 59 Temple Place - Suite 330,
  21:arch/stm32/mcu_arch.c ****  * Boston, MA 02111-1307, USA.
  22:arch/stm32/mcu_arch.c ****  *
  23:arch/stm32/mcu_arch.c ****  */
  24:arch/stm32/mcu_arch.c **** 
  25:arch/stm32/mcu_arch.c **** #include "mcu.h"
  26:arch/stm32/mcu_arch.c **** 
  27:arch/stm32/mcu_arch.c **** #include BOARD_CONFIG
  28:arch/stm32/mcu_arch.c **** 
  29:arch/stm32/mcu_arch.c **** #include <inttypes.h>
  30:arch/stm32/mcu_arch.c **** #include <stm32/gpio.h>
  31:arch/stm32/mcu_arch.c **** #include <stm32/rcc.h>
  32:arch/stm32/mcu_arch.c **** #include <stm32/flash.h>
  33:arch/stm32/mcu_arch.c **** #include <stm32/misc.h>
  34:arch/stm32/mcu_arch.c **** #ifdef USE_OPENCM3
  35:arch/stm32/mcu_arch.c **** #	if defined(STM32F1) || defined(STM32F2) || defined(STM32F4)
  36:arch/stm32/mcu_arch.c **** #		include <libopencm3/stm32/f1/rcc.h>
  37:arch/stm32/mcu_arch.c **** #	else
  38:arch/stm32/mcu_arch.c **** #		include <libopencm3/stm32/rcc.h>
  39:arch/stm32/mcu_arch.c **** #	endif
  40:arch/stm32/mcu_arch.c **** #endif
  41:arch/stm32/mcu_arch.c **** 
  42:arch/stm32/mcu_arch.c **** 
  43:arch/stm32/mcu_arch.c **** void mcu_arch_init(void) {
  32              		.loc 1 43 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36 0000 10B5     		push	{r4, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  44:arch/stm32/mcu_arch.c **** #ifdef USE_OPENCM3
  45:arch/stm32/mcu_arch.c ****   rcc_clock_setup_in_hse_12mhz_out_72mhz();
  39              		.loc 1 45 0
  40              		.cfi_offset 14, -4
  41              		.cfi_offset 4, -8
  42 0002 FFF7FEFF 		bl	rcc_clock_setup_in_hse_12mhz_out_72mhz
  46:arch/stm32/mcu_arch.c ****   NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
  43              		.loc 1 46 0
  44 0006 4FF00060 		mov	r0, #134217728
  45 000a 0021     		movs	r1, #0
  47:arch/stm32/mcu_arch.c ****   return;
  48:arch/stm32/mcu_arch.c **** #endif
  49:arch/stm32/mcu_arch.c **** #ifdef HSE_TYPE_EXT_CLK
  50:arch/stm32/mcu_arch.c **** #warning Info: Using external clock
  51:arch/stm32/mcu_arch.c ****   /* Setup the microcontroller system.
  52:arch/stm32/mcu_arch.c ****    *  Initialize the Embedded Flash Interface,
  53:arch/stm32/mcu_arch.c ****    *  initialize the PLL and update the SystemFrequency variable.
  54:arch/stm32/mcu_arch.c ****    */
  55:arch/stm32/mcu_arch.c ****   /* RCC system reset(for debug purpose) */
  56:arch/stm32/mcu_arch.c ****   RCC_DeInit();
  57:arch/stm32/mcu_arch.c ****   /* Enable HSE with external clock ( HSE_Bypass ) */
  58:arch/stm32/mcu_arch.c ****   RCC_HSEConfig( STM32_RCC_MODE );
  59:arch/stm32/mcu_arch.c ****   /* Wait till HSE is ready */
  60:arch/stm32/mcu_arch.c ****   ErrorStatus HSEStartUpStatus = RCC_WaitForHSEStartUp();
  61:arch/stm32/mcu_arch.c ****   if (HSEStartUpStatus != SUCCESS) {
  62:arch/stm32/mcu_arch.c ****     /* block if something went wrong */
  63:arch/stm32/mcu_arch.c ****     while(1) {}
  64:arch/stm32/mcu_arch.c ****   }
  65:arch/stm32/mcu_arch.c ****   else {
  66:arch/stm32/mcu_arch.c ****     /* Enable Prefetch Buffer */
  67:arch/stm32/mcu_arch.c ****     FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
  68:arch/stm32/mcu_arch.c ****     /* Flash 2 wait state */
  69:arch/stm32/mcu_arch.c ****     FLASH_SetLatency(FLASH_Latency_2);
  70:arch/stm32/mcu_arch.c ****     /* HCLK = SYSCLK */
  71:arch/stm32/mcu_arch.c ****     RCC_HCLKConfig(RCC_SYSCLK_Div1);
  72:arch/stm32/mcu_arch.c ****     /* PCLK2 = HCLK */
  73:arch/stm32/mcu_arch.c ****     RCC_PCLK2Config(RCC_HCLK_Div1);
  74:arch/stm32/mcu_arch.c ****     /* PCLK1 = HCLK/2 */
  75:arch/stm32/mcu_arch.c ****     RCC_PCLK1Config(RCC_HCLK_Div2);
  76:arch/stm32/mcu_arch.c ****     /* PLLCLK = 8MHz * 9 = 72 MHz */
  77:arch/stm32/mcu_arch.c ****     RCC_PLLConfig(RCC_PLLSource_HSE_Div1, STM32_PLL_MULT);
  78:arch/stm32/mcu_arch.c ****     /* Enable PLL */
  79:arch/stm32/mcu_arch.c ****     RCC_PLLCmd(ENABLE);
  80:arch/stm32/mcu_arch.c ****     /* Wait till PLL is ready */
  81:arch/stm32/mcu_arch.c ****     while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
  82:arch/stm32/mcu_arch.c ****     /* Select PLL as system clock source */
  83:arch/stm32/mcu_arch.c ****     RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
  84:arch/stm32/mcu_arch.c ****     /* Wait till PLL is used as system clock source */
  85:arch/stm32/mcu_arch.c ****     while(RCC_GetSYSCLKSource() != 0x08) {}
  86:arch/stm32/mcu_arch.c ****   }
  87:arch/stm32/mcu_arch.c **** #else  /* HSE_TYPE_EXT_CLK */
  88:arch/stm32/mcu_arch.c **** #warning Using normal system clock setup
  89:arch/stm32/mcu_arch.c ****   SystemInit();
  90:arch/stm32/mcu_arch.c **** #endif /* HSE_TYPE_EXT_CLK */
  91:arch/stm32/mcu_arch.c ****    /* Set the Vector Table base location at 0x08000000 */
  92:arch/stm32/mcu_arch.c ****   NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
  93:arch/stm32/mcu_arch.c **** 
  94:arch/stm32/mcu_arch.c **** #ifdef STM32_FORCE_ALL_CLOCK_ON
  95:arch/stm32/mcu_arch.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB |
  96:arch/stm32/mcu_arch.c ****                          RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
  97:arch/stm32/mcu_arch.c ****                          RCC_APB2Periph_GPIOE | RCC_APB2Periph_AFIO, ENABLE);
  98:arch/stm32/mcu_arch.c **** #endif
  99:arch/stm32/mcu_arch.c **** 
 100:arch/stm32/mcu_arch.c **** 
 101:arch/stm32/mcu_arch.c **** }
  46              		.loc 1 101 0
  47 000c BDE81040 		pop	{r4, lr}
  46:arch/stm32/mcu_arch.c ****   NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
  48              		.loc 1 46 0
  49 0010 FFF7FEBF 		b	NVIC_SetVectorTable
  50              		.cfi_endproc
  51              	.LFE24:
  53              		.text
  54              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 mcu_arch.c
     /tmp/ccbLE1kW.s:24     .text.mcu_arch_init:00000000 $t
     /tmp/ccbLE1kW.s:29     .text.mcu_arch_init:00000000 mcu_arch_init
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
rcc_clock_setup_in_hse_12mhz_out_72mhz
NVIC_SetVectorTable
