# Description of DAC data holding and output registers

**Source**: Page 26, Chunk 167  
**Category**: Description of DAC data holding and output registers  
**Chunk Index**: 167

---

(DAC_DHR12RD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1071
26.7.10 Dual DAC 12-bit left aligned data holding register
(DAC_DHR12LD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1071
26.7.11 Dual DAC 8-bit right aligned data holding register
26.7.12 DAC channel1 data output register (DAC_DOR1) . . . . . . . . . . . . . . . 1072
26.7.13 DAC channel2 data output register (DAC_DOR2) . . . . . . . . . . . . . . . 1073

---

**AI Reasoning**: The content chunk describes various DAC data holding and output registers, which are features of the microcontroller. Placing it under 'features' makes it easily discoverable for those looking for information on DAC functionalities. The filename captures the essence of the content by focusing on the DAC data registers.
