// Seed: 3869782113
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output uwire id_2,
    output wand id_3,
    input tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13,
    output tri0 id_14,
    input wor id_15,
    input wire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19,
    input wire id_20
);
  wire id_22;
  wire id_23;
  assign id_11 = id_20;
  wire id_24;
  tri0 id_25;
  id_26(
      1 ? -1 : id_12 + id_17
  );
  if (-1) assign id_25 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply0 id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_5,
      id_2,
      id_1,
      id_4,
      id_3,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4
  );
  wire id_7;
  xor primCall (id_3, id_4, id_2, id_1, id_0);
endmodule
