# Compile of FULLADDER.vhd failed with 6 errors.
# Compile of tb_FULLADDER.vhd failed with 1 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of FULLADDER.vhd failed with 6 errors.
# Compile of tb_FULLADDER.vhd failed with 1 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of FULLADDER.vhd failed with 6 errors.
# Compile of tb_FULLADDER.vhd was successful.
# 2 compiles, 1 failed with 6 errors.
# Compile of FULLADDER.vhd failed with 6 errors.
# Compile of tb_FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 3 compiles, 1 failed with 6 errors.
# Compile of FULLADDER.vhd was successful.
# Compile of tb_FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb_fulladder
# vsim work.tb_fulladder 
# Start time: 10:27:42 on Apr 09,2025
# Loading std.standard
# ** Error: (vsim-13) Recompile work.tb_fulladder(behavior) because work.fulladder has changed.
# Error loading design
# End time: 10:27:43 on Apr 09,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 11
vsim work.tb_fulladder
# vsim work.tb_fulladder 
# Start time: 10:28:05 on Apr 09,2025
# Loading std.standard
# ** Error: (vsim-13) Recompile work.tb_fulladder(behavior) because work.fulladder has changed.
# Error loading design
# End time: 10:28:06 on Apr 09,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -work work -2002 -explicit {C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/tb_FULLADDER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:19 on Apr 09,2025
# vcom -reportprogress 300 -work work -2002 -explicit C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/tb_FULLADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_FULLADDER
# -- Compiling architecture behavior of tb_FULLADDER
# -- Loading entity FULLADDER
# End time: 10:28:19 on Apr 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fulladder
# vsim work.tb_fulladder 
# Start time: 10:28:25 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fulladder(behavior)
# Loading work.fulladder(structural)
# Loading work.halfadder(behavior)
add wave -position insertpoint sim:/tb_fulladder/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:30:26 on Apr 09,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 1
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project RIPPLE4_ADDER
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd failed with 6 errors.
# 3 compiles, 1 failed with 6 errors.
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd failed with 6 errors.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 1 failed with 6 errors.
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:42:40 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:46:51 on Apr 09,2025, Elapsed time: 0:04:11
# Errors: 0, Warnings: 26
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:46:55 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/uut/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/uut/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
quit -sim
# End time: 10:53:28 on Apr 09,2025, Elapsed time: 0:06:33
# Errors: 0, Warnings: 18
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:53:36 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structural)
# Loading work.fulladder(structural)
# ** Error: (vsim-3732) No default binding for component instance 'FA0'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 23
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA1'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 24
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA2'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 25
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA3'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 26
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# Error loading design
# End time: 10:53:37 on Apr 09,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 9
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:53:55 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structural)
# Loading work.fulladder(structural)
# ** Error: (vsim-3732) No default binding for component instance 'FA0'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 23
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA1'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 24
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA2'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 25
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA3'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 26
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# Error loading design
# End time: 10:53:56 on Apr 09,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 9
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:55:01 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structural)
# Loading work.fulladder(structural)
# ** Error: (vsim-3732) No default binding for component instance 'FA0'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 23
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA1'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 24
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA2'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 25
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Error: (vsim-3732) No default binding for component instance 'FA3'.
#    The following component port is not on the entity:
#           S
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/lab1.2/lab1.3/RIPPLE4_ADDER.vhd Line: 26
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# Error loading design
# End time: 10:55:01 on Apr 09,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 10
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 10:59:30 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:02:35 on Apr 09,2025, Elapsed time: 0:03:05
# Errors: 0, Warnings: 18
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 11:02:40 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
run
run
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
quit -sim
# End time: 11:09:58 on Apr 09,2025, Elapsed time: 0:07:18
# Errors: 0, Warnings: 18
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 11:10:03 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
run
quit -sim
# End time: 11:12:34 on Apr 09,2025, Elapsed time: 0:02:31
# Errors: 0, Warnings: 17
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of FULLADDER.vhd was successful.
# Compile of HALFADDER.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 11:16:37 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.fulladder(structural)
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA0 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA1 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA2 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA1 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-3473) Component instance "HA2 : HALFADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ripple4_adder/UUT/FA3 File: C:/Users/bigbo/Desktop/hw lab/lab1/HALFADDER.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA0/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA1/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA2/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/FA3/Sum, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_ripple4_adder/UUT/Sum(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_ripple4_adder/Sum(0).
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
quit -sim
# End time: 11:20:59 on Apr 09,2025, Elapsed time: 0:04:22
# Errors: 0, Warnings: 18
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
# Compile of HALFADDER.vhd failed with 1 errors.
# Compile of FULLADDER.vhd failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of HALFADDER.vhd failed with 1 errors.
# Compile of HALFADDER.vhd failed with 1 errors.
# Compile of MY_HALFADDER.vhd was successful.
# Compile of MY_FULLADDER.vhd was successful.
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of tb_RIPPLE4_ADDER.vhd was successful.
vsim work.tb_ripple4_adder
# vsim work.tb_ripple4_adder 
# Start time: 11:35:52 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple4_adder(behavior)
# Loading work.ripple4_adder(structure)
# Loading work.my_fulladder(structural)
# Loading work.my_halfadder(behavior)
add wave -position insertpoint sim:/tb_ripple4_adder/*
run
run
run
run
run
run
# Compile of GENERIC_RIPPLE_ADDER.vhd was successful.
quit -sim
# End time: 11:45:57 on Apr 09,2025, Elapsed time: 0:10:05
# Errors: 0, Warnings: 18
# Compile of tb_generic_ripple_adder.vhd was successful.
vsim work.tb_generic_ripple_adder
# vsim work.tb_generic_ripple_adder 
# Start time: 11:55:14 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_generic_ripple_adder(behavior)
# Loading work.generic_ripple_adder(structure)
# Loading work.my_fulladder(structural)
# Loading work.my_halfadder(behavior)
add wave -position insertpoint sim:/tb_generic_ripple_adder/*
run
run
run
run
run
run
quit -sim
quit -sim
# End time: 11:58:09 on Apr 09,2025, Elapsed time: 0:02:55
# Errors: 0, Warnings: 3
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project lab1.4
# Compile of MY_HALFADDER.vhd was successful.
# Compile of MY_FULLADDER.vhd was successful.
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of Adder_Subtractor_4bit.vhd was successful.
# Compile of tb_adder_subtractor.vhd was successful.
vsim work.tb_adder_subtractor
# vsim work.tb_adder_subtractor 
# Start time: 12:05:11 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_adder_subtractor(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder_subtractor_4bit(structure)
# Loading work.ripple4_adder(structure)
# Loading work.my_fulladder(structural)
# Loading work.my_halfadder(behavior)
add wave -position insertpoint sim:/tb_adder_subtractor/*
run
run
run
run
run
run
run
run
quit -sim
# End time: 12:14:02 on Apr 09,2025, Elapsed time: 0:08:51
# Errors: 0, Warnings: 12
