

================================================================
== Synthesis Summary Report of 'gemm'
================================================================
+ General Information: 
    * Date:           Sat Jan 24 01:15:46 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        gemm_syn
    * Solution:       solution_gemm (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules  | Issue|      |       Latency       | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ gemm      |     -|  0.00|  4202625|  4.203e+07|         -|  4202626|     -|        no|     -|  14 (6%)|  1302 (1%)|  1986 (3%)|    -|
    | o outer    |     -|  7.30|  4202624|  4.203e+07|     65666|        -|    64|        no|     -|        -|          -|          -|    -|
    |  o middle  |     -|  7.30|    65664|  6.566e+05|      1026|        -|    64|        no|     -|        -|          -|          -|    -|
    |   o inner  |     -|  7.30|     1024|  1.024e+04|        16|        -|    64|        no|     -|        -|          -|          -|    -|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| m1_address0   | out       | 12       |
| m1_q0         | in        | 64       |
| m2_address0   | out       | 12       |
| m2_q0         | in        | 64       |
| prod_address0 | out       | 12       |
| prod_d0       | out       | 64       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m1       | in        | double*  |
| m2       | in        | double*  |
| prod     | out       | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| m1       | m1_address0   | port    | offset   |
| m1       | m1_ce0        | port    |          |
| m1       | m1_q0         | port    |          |
| m2       | m2_address0   | port    | offset   |
| m2       | m2_ce0        | port    |          |
| m2       | m2_q0         | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| + gemm                              | 14  |        |            |       |         |         |
|   icmp_ln8_fu_146_p2                |     |        | icmp_ln8   | seteq | auto    | 0       |
|   add_ln8_fu_152_p2                 |     |        | add_ln8    | add   | fabric  | 0       |
|   icmp_ln9_fu_170_p2                |     |        | icmp_ln9   | seteq | auto    | 0       |
|   add_ln9_fu_176_p2                 |     |        | add_ln9    | add   | fabric  | 0       |
|   icmp_ln12_fu_190_p2               |     |        | icmp_ln12  | seteq | auto    | 0       |
|   add_ln12_fu_196_p2                |     |        | add_ln12   | add   | fabric  | 0       |
|   add_ln14_fu_218_p2                |     |        | add_ln14   | add   | fabric  | 0       |
|   add_ln14_1_fu_228_p2              |     |        | add_ln14_1 | add   | fabric  | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U2  | 11  |        | mult       | dmul  | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U1 | 3   |        | sum_1      | dadd  | fulldsp | 6       |
|   add_ln17_fu_238_p2                |     |        | add_ln17   | add   | fabric  | 0       |
+-------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+-------------------------------+---------------------------------+
| Type     | Options                       | Location                        |
+----------+-------------------------------+---------------------------------+
| BIND_OP  | impl=dsp op=mul variable=mult | verify_hls.tcl:13 in gemm, mult |
| PIPELINE | off=true                      | verify_hls.tcl:10 in gemm       |
| PIPELINE | off=true                      | verify_hls.tcl:11 in gemm       |
| PIPELINE | off=true                      | verify_hls.tcl:12 in gemm       |
+----------+-------------------------------+---------------------------------+


