
/root/projects/compiled/non_crypto/stripped/lz4_lz4.git_compress_frame_fuzzer_f909dc69_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b534a52 	blmi	0x14d2950
   4:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
   8:	46804ff0 			; <UNDEFINED> instruction: 0x46804ff0
   c:	f8dfb095 			; <UNDEFINED> instruction: 0xf8dfb095
  10:	58d39144 	ldmpl	r3, {r2, r6, r8, ip, pc}^
  14:	0a10f10d 	beq	0x43c450
  18:	681b44f9 	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
  1c:	f04f9313 			; <UNDEFINED> instruction: 0xf04f9313
  20:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  24:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  28:	46214650 			; <UNDEFINED> instruction: 0x46214650
  2c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  30:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  34:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  38:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  3c:	4651fffe 	usub8mi	pc, r1, lr	; <UNPREDICTABLE>
  40:	f7ff4606 			; <UNDEFINED> instruction: 0xf7ff4606
  44:	2100fffe 	strdcs	pc, [r0, -lr]
  48:	46284602 	strtmi	r4, [r8], -r2, lsl #12
  4c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  50:	f7ff4683 			; <UNDEFINED> instruction: 0xf7ff4683
  54:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  58:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  5c:	2d00fffe 	stccs	15, cr15, [r0, #-1016]	; 0xfffffc08
  60:	4607d056 			; <UNDEFINED> instruction: 0x4607d056
  64:	d0452800 	suble	r2, r5, r0, lsl #16
  68:	a000f8cd 	andge	pc, r0, sp, asr #17
  6c:	46334659 			; <UNDEFINED> instruction: 0x46334659
  70:	46284642 	strtmi	r4, [r8], -r2, asr #12
  74:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  78:	f7ff4682 			; <UNDEFINED> instruction: 0xf7ff4682
  7c:	b968fffe 	stmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  80:	462a4653 			; <UNDEFINED> instruction: 0x462a4653
  84:	46384631 			; <UNDEFINED> instruction: 0x46384631
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	d14f4286 	smlalbble	r4, pc, r6, r2	; <UNPREDICTABLE>
  90:	46404632 			; <UNDEFINED> instruction: 0x46404632
  94:	f7ff4639 			; <UNDEFINED> instruction: 0xf7ff4639
  98:	b9b0fffe 	ldmiblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  9c:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  a0:	4638fffe 	shsub8mi	pc, r8, lr	; <UNPREDICTABLE>
  a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a8:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  ac:	4a2afffe 	bmi	0xac00ac
  b0:	447a4b27 	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
  b4:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  b8:	405a9b13 	subsmi	r9, sl, r3, lsl fp
  bc:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  c0:	2000d134 	andcs	sp, r0, r4, lsr r1
  c4:	e8bdb015 	pop	{r0, r2, r4, ip, sp, pc}
  c8:	48248ff0 	stmdami	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  cc:	4a242428 	bmi	0x909174
  d0:	447a4924 	ldrbtmi	r4, [sl], #-2340	; 0xfffff6dc
  d4:	f8594b24 			; <UNDEFINED> instruction: 0xf8594b24
  d8:	44790000 	ldrbtmi	r0, [r9], #-0
  dc:	447b9202 	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
  e0:	447a4a22 	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
  e4:	4100e9cd 	smlabtmi	r0, sp, r9, lr
  e8:	68002101 	stmdavs	r0, {r0, r8, sp}
  ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f4:	24204819 	strtcs	r4, [r0], #-2073	; 0xfffff7e7
  f8:	491e4a1d 	ldmdbmi	lr, {r0, r2, r3, r4, r9, fp, lr}
  fc:	4b1e447a 	blmi	0x7912ec
 100:	0000f859 	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
 104:	92024479 	andls	r4, r2, #2030043136	; 0x79000000
 108:	4a1c447b 	bmi	0x7112fc
 10c:	e7e9447a 			; <UNDEFINED> instruction: 0xe7e9447a
 110:	241f4812 	ldrcs	r4, [pc], #-2066	; 0x118
 114:	491b4a1a 	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
 118:	4b1b447a 	blmi	0x6d1308
 11c:	0000f859 	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
 120:	92024479 	andls	r4, r2, #2030043136	; 0x79000000
 124:	4a19447b 	bmi	0x651318
 128:	e7db447a 			; <UNDEFINED> instruction: 0xe7db447a
 12c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 130:	2427480a 	strtcs	r4, [r7], #-2058	; 0xfffff7f6
 134:	49174a16 	ldmdbmi	r7, {r1, r2, r4, r9, fp, lr}
 138:	4b17447a 	blmi	0x5d1328
 13c:	0000f859 	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
 140:	92024479 	andls	r4, r2, #2030043136	; 0x79000000
 144:	4a15447b 	bmi	0x551338
 148:	e7cb447a 			; <UNDEFINED> instruction: 0xe7cb447a
 14c:	00000144 	andeq	r0, r0, r4, asr #2
 150:	00000000 	andeq	r0, r0, r0
 154:	00000138 	andeq	r0, r0, r8, lsr r1
 158:	000000a2 	andeq	r0, r0, r2, lsr #1
 15c:	00000000 	andeq	r0, r0, r0
 160:	0000008a 	andeq	r0, r0, sl, lsl #1
 164:	00000086 	andeq	r0, r0, r6, lsl #1
 168:	00000086 	andeq	r0, r0, r6, lsl #1
 16c:	00000086 	andeq	r0, r0, r6, lsl #1
 170:	00000070 	andeq	r0, r0, r0, ror r0
 174:	0000006c 	andeq	r0, r0, ip, rrx
 178:	0000006c 	andeq	r0, r0, ip, rrx
 17c:	0000006c 	andeq	r0, r0, ip, rrx
 180:	00000064 	andeq	r0, r0, r4, rrx
 184:	00000060 	andeq	r0, r0, r0, rrx
 188:	00000060 	andeq	r0, r0, r0, rrx
 18c:	00000060 	andeq	r0, r0, r0, rrx
 190:	00000054 	andeq	r0, r0, r4, asr r0
 194:	00000050 	andeq	r0, r0, r0, asr r0
 198:	00000050 	andeq	r0, r0, r0, asr r0
 19c:	00000050 	andeq	r0, r0, r0, asr r0
