#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bc62d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bbcbd0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1b7dc00 .functor NOT 1, L_0x1bff190, C4<0>, C4<0>, C4<0>;
L_0x1bfe350 .functor XOR 8, L_0x1bfe920, L_0x1bfee00, C4<00000000>, C4<00000000>;
L_0x1bff080 .functor XOR 8, L_0x1bfe350, L_0x1bfef90, C4<00000000>, C4<00000000>;
v0x1bfb090_0 .net "B3_next_dut", 0 0, v0x1bfa2e0_0;  1 drivers
v0x1bfb150_0 .net "B3_next_ref", 0 0, L_0x1bfc7b0;  1 drivers
v0x1bfb1f0_0 .net "Count_next_dut", 0 0, v0x1bfa3c0_0;  1 drivers
v0x1bfb290_0 .net "Count_next_ref", 0 0, L_0x1bfd9e0;  1 drivers
v0x1bfb330_0 .net "S1_next_dut", 0 0, v0x1bfa480_0;  1 drivers
v0x1bfb420_0 .net "S1_next_ref", 0 0, L_0x1bfd560;  1 drivers
v0x1bfb4f0_0 .net "S_next_dut", 0 0, v0x1bfa550_0;  1 drivers
v0x1bfb5c0_0 .net "S_next_ref", 0 0, L_0x1bfd310;  1 drivers
v0x1bfb690_0 .net "Wait_next_dut", 0 0, v0x1bfa610_0;  1 drivers
v0x1bfb7f0_0 .net "Wait_next_ref", 0 0, L_0x1bfdf70;  1 drivers
v0x1bfb8c0_0 .net *"_ivl_10", 7 0, L_0x1bfef90;  1 drivers
v0x1bfb960_0 .net *"_ivl_12", 7 0, L_0x1bff080;  1 drivers
v0x1bfba00_0 .net *"_ivl_2", 7 0, L_0x1bfe830;  1 drivers
v0x1bfbaa0_0 .net *"_ivl_4", 7 0, L_0x1bfe920;  1 drivers
v0x1bfbb40_0 .net *"_ivl_6", 7 0, L_0x1bfee00;  1 drivers
v0x1bfbbe0_0 .net *"_ivl_8", 7 0, L_0x1bfe350;  1 drivers
v0x1bfbca0_0 .net "ack", 0 0, v0x1bf9890_0;  1 drivers
v0x1bfbd40_0 .var "clk", 0 0;
v0x1bfbe10_0 .net "counting_dut", 0 0, v0x1bfa810_0;  1 drivers
v0x1bfbee0_0 .net "counting_ref", 0 0, L_0x1bfe260;  1 drivers
v0x1bfbfb0_0 .net "d", 0 0, v0x1bf99f0_0;  1 drivers
v0x1bfc050_0 .net "done_counting", 0 0, v0x1bf9a90_0;  1 drivers
v0x1bfc0f0_0 .net "done_dut", 0 0, v0x1bfa9c0_0;  1 drivers
v0x1bfc1c0_0 .net "done_ref", 0 0, L_0x1bfe170;  1 drivers
v0x1bfc290_0 .net "shift_ena_dut", 0 0, v0x1bfab20_0;  1 drivers
v0x1bfc360_0 .net "shift_ena_ref", 0 0, L_0x1bfe670;  1 drivers
v0x1bfc430_0 .net "state", 9 0, v0x1bf9cf0_0;  1 drivers
v0x1bfc4d0_0 .var/2u "stats1", 607 0;
v0x1bfc570_0 .var/2u "strobe", 0 0;
v0x1bfc610_0 .net "tb_match", 0 0, L_0x1bff190;  1 drivers
v0x1bfc6e0_0 .net "tb_mismatch", 0 0, L_0x1b7dc00;  1 drivers
LS_0x1bfe830_0_0 .concat [ 1 1 1 1], L_0x1bfe670, L_0x1bfe260, L_0x1bfe170, L_0x1bfdf70;
LS_0x1bfe830_0_4 .concat [ 1 1 1 1], L_0x1bfd9e0, L_0x1bfd560, L_0x1bfd310, L_0x1bfc7b0;
L_0x1bfe830 .concat [ 4 4 0 0], LS_0x1bfe830_0_0, LS_0x1bfe830_0_4;
LS_0x1bfe920_0_0 .concat [ 1 1 1 1], L_0x1bfe670, L_0x1bfe260, L_0x1bfe170, L_0x1bfdf70;
LS_0x1bfe920_0_4 .concat [ 1 1 1 1], L_0x1bfd9e0, L_0x1bfd560, L_0x1bfd310, L_0x1bfc7b0;
L_0x1bfe920 .concat [ 4 4 0 0], LS_0x1bfe920_0_0, LS_0x1bfe920_0_4;
LS_0x1bfee00_0_0 .concat [ 1 1 1 1], v0x1bfab20_0, v0x1bfa810_0, v0x1bfa9c0_0, v0x1bfa610_0;
LS_0x1bfee00_0_4 .concat [ 1 1 1 1], v0x1bfa3c0_0, v0x1bfa480_0, v0x1bfa550_0, v0x1bfa2e0_0;
L_0x1bfee00 .concat [ 4 4 0 0], LS_0x1bfee00_0_0, LS_0x1bfee00_0_4;
LS_0x1bfef90_0_0 .concat [ 1 1 1 1], L_0x1bfe670, L_0x1bfe260, L_0x1bfe170, L_0x1bfdf70;
LS_0x1bfef90_0_4 .concat [ 1 1 1 1], L_0x1bfd9e0, L_0x1bfd560, L_0x1bfd310, L_0x1bfc7b0;
L_0x1bfef90 .concat [ 4 4 0 0], LS_0x1bfef90_0_0, LS_0x1bfef90_0_4;
L_0x1bff190 .cmp/eeq 8, L_0x1bfe830, L_0x1bff080;
S_0x1b9a650 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1bbcbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1b9a830 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1b9a870 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1b9a8b0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1b9a8f0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1b9a930 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1b9a970 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1b9a9b0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1b9a9f0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1b9aa30 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1b9aa70 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1ba1600 .functor NOT 1, v0x1bf99f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b970f0 .functor AND 1, L_0x1bfc8a0, L_0x1ba1600, C4<1>, C4<1>;
L_0x1bc78b0 .functor NOT 1, v0x1bf99f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7920 .functor AND 1, L_0x1bfca00, L_0x1bc78b0, C4<1>, C4<1>;
L_0x1bfcba0 .functor OR 1, L_0x1b970f0, L_0x1bc7920, C4<0>, C4<0>;
L_0x1bfcd80 .functor NOT 1, v0x1bf99f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfce30 .functor AND 1, L_0x1bfccb0, L_0x1bfcd80, C4<1>, C4<1>;
L_0x1bfcf40 .functor OR 1, L_0x1bfcba0, L_0x1bfce30, C4<0>, C4<0>;
L_0x1bfd250 .functor AND 1, L_0x1bfd0a0, v0x1bf9890_0, C4<1>, C4<1>;
L_0x1bfd310 .functor OR 1, L_0x1bfcf40, L_0x1bfd250, C4<0>, C4<0>;
L_0x1bfd560 .functor AND 1, L_0x1bfd480, v0x1bf99f0_0, C4<1>, C4<1>;
L_0x1bfd7b0 .functor NOT 1, v0x1bf9a90_0, C4<0>, C4<0>, C4<0>;
L_0x1bfd920 .functor AND 1, L_0x1bfd6c0, L_0x1bfd7b0, C4<1>, C4<1>;
L_0x1bfd9e0 .functor OR 1, L_0x1bfd620, L_0x1bfd920, C4<0>, C4<0>;
L_0x1bfd8b0 .functor AND 1, L_0x1bfdbc0, v0x1bf9a90_0, C4<1>, C4<1>;
L_0x1bfddb0 .functor NOT 1, v0x1bf9890_0, C4<0>, C4<0>, C4<0>;
L_0x1bfdeb0 .functor AND 1, L_0x1bfdcb0, L_0x1bfddb0, C4<1>, C4<1>;
L_0x1bfdf70 .functor OR 1, L_0x1bfd8b0, L_0x1bfdeb0, C4<0>, C4<0>;
v0x1bc7a20_0 .net "B3_next", 0 0, L_0x1bfc7b0;  alias, 1 drivers
v0x1b7c4c0_0 .net "Count_next", 0 0, L_0x1bfd9e0;  alias, 1 drivers
v0x1b7c5c0_0 .net "S1_next", 0 0, L_0x1bfd560;  alias, 1 drivers
v0x1b7dd50_0 .net "S_next", 0 0, L_0x1bfd310;  alias, 1 drivers
v0x1b7ddf0_0 .net "Wait_next", 0 0, L_0x1bfdf70;  alias, 1 drivers
v0x1b7e0e0_0 .net *"_ivl_10", 0 0, L_0x1bc78b0;  1 drivers
v0x1bc7ac0_0 .net *"_ivl_12", 0 0, L_0x1bc7920;  1 drivers
v0x1bf7a70_0 .net *"_ivl_14", 0 0, L_0x1bfcba0;  1 drivers
v0x1bf7b50_0 .net *"_ivl_17", 0 0, L_0x1bfccb0;  1 drivers
v0x1bf7c30_0 .net *"_ivl_18", 0 0, L_0x1bfcd80;  1 drivers
v0x1bf7d10_0 .net *"_ivl_20", 0 0, L_0x1bfce30;  1 drivers
v0x1bf7df0_0 .net *"_ivl_22", 0 0, L_0x1bfcf40;  1 drivers
v0x1bf7ed0_0 .net *"_ivl_25", 0 0, L_0x1bfd0a0;  1 drivers
v0x1bf7fb0_0 .net *"_ivl_26", 0 0, L_0x1bfd250;  1 drivers
v0x1bf8090_0 .net *"_ivl_3", 0 0, L_0x1bfc8a0;  1 drivers
v0x1bf8170_0 .net *"_ivl_31", 0 0, L_0x1bfd480;  1 drivers
v0x1bf8250_0 .net *"_ivl_35", 0 0, L_0x1bfd620;  1 drivers
v0x1bf8330_0 .net *"_ivl_37", 0 0, L_0x1bfd6c0;  1 drivers
v0x1bf8410_0 .net *"_ivl_38", 0 0, L_0x1bfd7b0;  1 drivers
v0x1bf84f0_0 .net *"_ivl_4", 0 0, L_0x1ba1600;  1 drivers
v0x1bf85d0_0 .net *"_ivl_40", 0 0, L_0x1bfd920;  1 drivers
v0x1bf86b0_0 .net *"_ivl_45", 0 0, L_0x1bfdbc0;  1 drivers
v0x1bf8790_0 .net *"_ivl_46", 0 0, L_0x1bfd8b0;  1 drivers
v0x1bf8870_0 .net *"_ivl_49", 0 0, L_0x1bfdcb0;  1 drivers
v0x1bf8950_0 .net *"_ivl_50", 0 0, L_0x1bfddb0;  1 drivers
v0x1bf8a30_0 .net *"_ivl_52", 0 0, L_0x1bfdeb0;  1 drivers
v0x1bf8b10_0 .net *"_ivl_6", 0 0, L_0x1b970f0;  1 drivers
v0x1bf8bf0_0 .net *"_ivl_61", 3 0, L_0x1bfe3c0;  1 drivers
v0x1bf8cd0_0 .net *"_ivl_9", 0 0, L_0x1bfca00;  1 drivers
v0x1bf8db0_0 .net "ack", 0 0, v0x1bf9890_0;  alias, 1 drivers
v0x1bf8e70_0 .net "counting", 0 0, L_0x1bfe260;  alias, 1 drivers
v0x1bf8f30_0 .net "d", 0 0, v0x1bf99f0_0;  alias, 1 drivers
v0x1bf8ff0_0 .net "done", 0 0, L_0x1bfe170;  alias, 1 drivers
v0x1bf92c0_0 .net "done_counting", 0 0, v0x1bf9a90_0;  alias, 1 drivers
v0x1bf9380_0 .net "shift_ena", 0 0, L_0x1bfe670;  alias, 1 drivers
v0x1bf9440_0 .net "state", 9 0, v0x1bf9cf0_0;  alias, 1 drivers
L_0x1bfc7b0 .part v0x1bf9cf0_0, 6, 1;
L_0x1bfc8a0 .part v0x1bf9cf0_0, 0, 1;
L_0x1bfca00 .part v0x1bf9cf0_0, 1, 1;
L_0x1bfccb0 .part v0x1bf9cf0_0, 3, 1;
L_0x1bfd0a0 .part v0x1bf9cf0_0, 9, 1;
L_0x1bfd480 .part v0x1bf9cf0_0, 0, 1;
L_0x1bfd620 .part v0x1bf9cf0_0, 7, 1;
L_0x1bfd6c0 .part v0x1bf9cf0_0, 8, 1;
L_0x1bfdbc0 .part v0x1bf9cf0_0, 8, 1;
L_0x1bfdcb0 .part v0x1bf9cf0_0, 9, 1;
L_0x1bfe170 .part v0x1bf9cf0_0, 9, 1;
L_0x1bfe260 .part v0x1bf9cf0_0, 8, 1;
L_0x1bfe3c0 .part v0x1bf9cf0_0, 4, 4;
L_0x1bfe670 .reduce/or L_0x1bfe3c0;
S_0x1bf96a0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1bbcbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1bf9890_0 .var "ack", 0 0;
v0x1bf9950_0 .net "clk", 0 0, v0x1bfbd40_0;  1 drivers
v0x1bf99f0_0 .var "d", 0 0;
v0x1bf9a90_0 .var "done_counting", 0 0;
v0x1bf9b60_0 .var/2u "fail_onehot", 0 0;
v0x1bf9c50_0 .var/2u "failed", 0 0;
v0x1bf9cf0_0 .var "state", 9 0;
v0x1bf9d90_0 .net "tb_match", 0 0, L_0x1bff190;  alias, 1 drivers
E_0x1b970b0 .event posedge, v0x1bf9950_0;
E_0x1b95d70/0 .event negedge, v0x1bf9950_0;
E_0x1b95d70/1 .event posedge, v0x1bf9950_0;
E_0x1b95d70 .event/or E_0x1b95d70/0, E_0x1b95d70/1;
S_0x1bf9ef0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1bbcbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1bfa2e0_0 .var "B3_next", 0 0;
v0x1bfa3c0_0 .var "Count_next", 0 0;
v0x1bfa480_0 .var "S1_next", 0 0;
v0x1bfa550_0 .var "S_next", 0 0;
v0x1bfa610_0 .var "Wait_next", 0 0;
v0x1bfa720_0 .net "ack", 0 0, v0x1bf9890_0;  alias, 1 drivers
v0x1bfa810_0 .var "counting", 0 0;
v0x1bfa8d0_0 .net "d", 0 0, v0x1bf99f0_0;  alias, 1 drivers
v0x1bfa9c0_0 .var "done", 0 0;
v0x1bfaa80_0 .net "done_counting", 0 0, v0x1bf9a90_0;  alias, 1 drivers
v0x1bfab20_0 .var "shift_ena", 0 0;
v0x1bfabe0_0 .net "state", 9 0, v0x1bf9cf0_0;  alias, 1 drivers
E_0x1b95700 .event anyedge, v0x1bf9440_0;
E_0x1bdae40 .event anyedge, v0x1bf9440_0, v0x1bf8f30_0, v0x1bf92c0_0, v0x1bfa810_0;
S_0x1bfae70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1bbcbd0;
 .timescale -12 -12;
E_0x1bdb160 .event anyedge, v0x1bfc570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bfc570_0;
    %nor/r;
    %assign/vec4 v0x1bfc570_0, 0;
    %wait E_0x1bdb160;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf96a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf9c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf9b60_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1bf96a0;
T_2 ;
    %wait E_0x1b95d70;
    %load/vec4 v0x1bf9d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bf9c50_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1bf96a0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bf9890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf9a90_0, 0;
    %assign/vec4 v0x1bf99f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1bf9cf0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b95d70;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1bf9890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1bf9a90_0, 0, 1;
    %store/vec4 v0x1bf99f0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bf9cf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b970b0;
    %load/vec4 v0x1bf9c50_0;
    %assign/vec4 v0x1bf9b60_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b95d70;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1bf9890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1bf9a90_0, 0, 1;
    %store/vec4 v0x1bf99f0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1bf9cf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1b970b0;
    %load/vec4 v0x1bf9b60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1bf9c50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bf9ef0;
T_4 ;
    %wait E_0x1bdae40;
    %load/vec4 v0x1bfabe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x1bfa8d0_0;
    %inv;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %load/vec4 v0x1bfa8d0_0;
    %load/vec4 v0x1bfaa80_0;
    %inv;
    %and;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %load/vec4 v0x1bfa8d0_0;
    %load/vec4 v0x1bfaa80_0;
    %inv;
    %and;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %load/vec4 v0x1bfa810_0;
    %load/vec4 v0x1bfaa80_0;
    %inv;
    %and;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2e0_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1bf9ef0;
T_5 ;
    %wait E_0x1b95700;
    %load/vec4 v0x1bfabe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bfa9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfab20_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1bbcbd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfbd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfc570_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bbcbd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bfbd40_0;
    %inv;
    %store/vec4 v0x1bfbd40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bbcbd0;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf9950_0, v0x1bfc6e0_0, v0x1bfbfb0_0, v0x1bfc050_0, v0x1bfbca0_0, v0x1bfc430_0, v0x1bfb150_0, v0x1bfb090_0, v0x1bfb5c0_0, v0x1bfb4f0_0, v0x1bfb420_0, v0x1bfb330_0, v0x1bfb290_0, v0x1bfb1f0_0, v0x1bfb7f0_0, v0x1bfb690_0, v0x1bfc1c0_0, v0x1bfc0f0_0, v0x1bfbee0_0, v0x1bfbe10_0, v0x1bfc360_0, v0x1bfc290_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bbcbd0;
T_9 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bbcbd0;
T_10 ;
    %wait E_0x1b95d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfc4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
    %load/vec4 v0x1bfc610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfc4d0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bfb150_0;
    %load/vec4 v0x1bfb150_0;
    %load/vec4 v0x1bfb090_0;
    %xor;
    %load/vec4 v0x1bfb150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bfb5c0_0;
    %load/vec4 v0x1bfb5c0_0;
    %load/vec4 v0x1bfb4f0_0;
    %xor;
    %load/vec4 v0x1bfb5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1bfb420_0;
    %load/vec4 v0x1bfb420_0;
    %load/vec4 v0x1bfb330_0;
    %xor;
    %load/vec4 v0x1bfb420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x1bfb290_0;
    %load/vec4 v0x1bfb290_0;
    %load/vec4 v0x1bfb1f0_0;
    %xor;
    %load/vec4 v0x1bfb290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x1bfb7f0_0;
    %load/vec4 v0x1bfb7f0_0;
    %load/vec4 v0x1bfb690_0;
    %xor;
    %load/vec4 v0x1bfb7f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x1bfc1c0_0;
    %load/vec4 v0x1bfc1c0_0;
    %load/vec4 v0x1bfc0f0_0;
    %xor;
    %load/vec4 v0x1bfc1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x1bfbee0_0;
    %load/vec4 v0x1bfbee0_0;
    %load/vec4 v0x1bfbe10_0;
    %xor;
    %load/vec4 v0x1bfbee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x1bfc360_0;
    %load/vec4 v0x1bfc360_0;
    %load/vec4 v0x1bfc290_0;
    %xor;
    %load/vec4 v0x1bfc360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x1bfc4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfc4d0_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/review2015_fsmonehot/iter8/response0/top_module.sv";
