
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.096488                       # Number of seconds simulated
sim_ticks                                2096488426500                       # Number of ticks simulated
final_tick                               2096488426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181935                       # Simulator instruction rate (inst/s)
host_op_rate                                   318865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              762850717                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600156                       # Number of bytes of host memory used
host_seconds                                  2748.23                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319679968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319718464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39443808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39443808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232619                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          152483536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152501898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18814226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18814226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18814226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         152483536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171316124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232619                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639125696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  311232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74946816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319718464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39443808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61547                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75222                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2096470643500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991202                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232619                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5568503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.234197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.913825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.742065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1746158     31.36%     31.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3595903     64.58%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88737      1.59%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27219      0.49%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14839      0.27%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11647      0.21%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11245      0.20%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8019      0.14%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64736      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5568503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.814236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.466986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.424553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70805     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          112      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70918                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.490958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52067     73.42%     73.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1346      1.90%     75.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17505     24.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70918                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 232435640500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            419679496750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49931695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23275.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42025.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       304.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5052754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     186787.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19775586600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10510973550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35525312760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3066066180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         155072442720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124249915560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5036077440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    594814410210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     96255847680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      70827564885                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1115151768165                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            531.914105                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1810847219750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5896226500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65702780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 255772874750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 250666013250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  214032009250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1304418522750                       # Time in different power states
system.mem_ctrls_1.actEnergy              19983524820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10621495335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35777147700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046783500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         155213195280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         124845404820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5186309280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    594582629400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     96910493280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      70049655600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1116236871435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            532.431683                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1809144440000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5926194250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65761798000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 252873285000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 252372265500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215647433000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1303907450750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4192976853                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4192976853                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17406374                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.389015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1877666500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.389015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1093                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205050239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403427                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408422                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1000263987000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1000263987000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49707040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49707040000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1049971027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1049971027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1049971027000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1049971027000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059250                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61429.764422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61429.764422                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44169.469446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44169.469446                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60313.969124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60313.969124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60313.969124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60313.969124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5159225                       # number of writebacks
system.cpu.dcache.writebacks::total           5159225                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 983980936000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 983980936000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48581669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48581669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1032562605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1032562605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1032562605000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1032562605000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60429.764422                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60429.764422                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43169.469446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43169.469446                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59313.969124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59313.969124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59313.969124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59313.969124                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           7727590                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.779254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           669590099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7727845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.646419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.779254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         685045789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        685045789                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    669590099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       669590099                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     669590099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        669590099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    669590099                       # number of overall hits
system.cpu.icache.overall_hits::total       669590099                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      7727845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7727845                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      7727845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7727845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      7727845                       # number of overall misses
system.cpu.icache.overall_misses::total       7727845                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 100554325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 100554325000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 100554325000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 100554325000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 100554325000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 100554325000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011409                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13011.948997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13011.948997                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13011.948997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13011.948997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13011.948997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13011.948997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      7727590                       # number of writebacks
system.cpu.icache.writebacks::total           7727590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      7727845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7727845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  92826480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  92826480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  92826480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  92826480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  92826480000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  92826480000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12011.948997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12011.948997                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12011.948997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12011.948997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12011.948997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12011.948997                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9958740                       # number of replacements
system.l2.tags.tagsinuse                 32645.824836                       # Cycle average of tags in use
system.l2.tags.total_refs                    40278723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.031296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               21311967000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.466797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         28.473690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32614.884349                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211072432                       # Number of tag accesses
system.l2.tags.data_accesses                211072432                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5159225                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5159225                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7727590                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7727590                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             684126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                684126                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         7726642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7726642                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6734297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6734297                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               7726642                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7418423                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15145065                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              7726642                       # number of overall hits
system.l2.overall_hits::cpu.data              7418423                       # number of overall hits
system.l2.overall_hits::total                15145065                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441245                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1203                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548754                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989999                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991202                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1203                       # number of overall misses
system.l2.overall_misses::cpu.data            9989999                       # number of overall misses
system.l2.overall_misses::total               9991202                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39710289500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39710289500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104971500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104971500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 888846180000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 888846180000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  928556469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     928661441000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104971500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 928556469500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    928661441000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5159225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5159225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           7727845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25136267                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          7727845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25136267                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.392088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392088                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000156                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.586423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586423                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000156                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.573860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397482                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000156                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.573860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397482                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89996.010153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89996.010153                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87258.104738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87258.104738                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93085.043347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93085.043347                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87258.104738                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92948.604850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92947.919680                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87258.104738                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92948.604850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92947.919680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232619                       # number of writebacks
system.l2.writebacks::total                   1232619                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       441245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441245                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548754                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991202                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35297839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35297839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     92941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 793358640000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 793358640000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     92941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 828656479500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 828749421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     92941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 828656479500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 828749421000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.392088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.586423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586423                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.573860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397482                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.573860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397482                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79996.010153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79996.010153                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77258.104738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77258.104738                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83085.043347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83085.043347                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77258.104738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82948.604850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82947.919680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77258.104738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82948.604850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82947.919680                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19949381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9958179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232619                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725560                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441245                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991202                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22427363000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34435657250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     50270231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     25133964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            561                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2096488426500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24010896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6391844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7727590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20973270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7727845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     23183280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75406498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    494573920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    722164704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1216738624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9958740                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39443808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35095007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35094446    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    561      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35095007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31578523000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7727845000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
