entity seg7 is
	port( bcd : IN STD_LOGIC_VECTOR (3 DownTo 0);
		  leds1 : out STD_logic_vector (1 To 7));
end seg7;

Architecture behaviour of seg7 is
begin
process (bcd)
CASE bcd IS
		
			WHEN "0000" => leds1 <= "1111110";
			WHEN "0001" => leds1 <= "0110000";
			WHEN "0010" => leds1 <= "1101101";
			WHEN "0011" => leds1 <= "1111001";
			WHEN "0100" => leds1 <= "0110011";
			WHEN "0101" => leds1 <= "1011011";
			WHEN "0110" => leds1 <= "1011111";
			WHEN "0111" => leds1 <= "1110000";
			When "1000" => leds1 <= "1111111";
			WHEN others => leds1 <= "1110011";
			
		END CASE;
end process;
end behaviour;