Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/ --output-directory=E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.html --report-file=sopcinfo:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.sopcinfo --report-file=cmp:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.cmp --report-file=qip:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/jtag_uart.qip --report-file=svd --report-file=regmap:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/jtag_uart.regmap --report-file=debuginfo:E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/jtag_uart.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.qsys --language=VERILOG
Progress: Loading JTAG_UART/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart: Read IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart: Write IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: jtag_uart: Starting RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart --dir=C:/Users/SGroom/AppData/Local/Temp/alt7933_5568334426340359985.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/SGroom/AppData/Local/Temp/alt7933_5568334426340359985.dir/0001_jtag_uart_gen//jtag_uart_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files, 18801 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
