<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>
defines: 
time_elapsed: 1.936s
ram usage: 41576 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpiemhifo9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_mast.v:27</a>: No timescale set for &#34;spu_mast&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_mast.v:27</a>: Compile module &#34;work@spu_mast&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_mast.v:30</a>: Implicit port type (wire) for &#34;spu_mast_maaddr_addrinc&#34;,
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_mast.v:27</a>: Top level module &#34;work@spu_mast&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>: Cannot find a module definition for &#34;work@spu_mast::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>: Cannot find a module definition for &#34;work@spu_mast::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>: Cannot find a module definition for &#34;work@spu_mast::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>: Cannot find a module definition for &#34;work@spu_mast::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>: Cannot find a module definition for &#34;work@spu_mast::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>: Cannot find a module definition for &#34;work@spu_mast::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>: Cannot find a module definition for &#34;work@spu_mast::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>: Cannot find a module definition for &#34;work@spu_mast::dffre_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 17.

[NTE:EL0511] Nb leaf instances: 16.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 16.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpiemhifo9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_mast
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpiemhifo9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpiemhifo9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_mast)
 |vpiName:work@spu_mast
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_mast
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@spu_mast, file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27, parent:work@spu_mast
   |vpiDefName:work@spu_mast
   |vpiFullName:work@spu_mast
   |vpiPort:
   \_port: (spu_mast_maaddr_addrinc), line:30
     |vpiName:spu_mast_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_maaddr_addrinc), line:30
         |vpiName:spu_mast_maaddr_addrinc
         |vpiFullName:work@spu_mast.spu_mast_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mast_memren), line:31
     |vpiName:spu_mast_memren
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_memren), line:31
         |vpiName:spu_mast_memren
         |vpiFullName:work@spu_mast.spu_mast_memren
   |vpiPort:
   \_port: (spu_mast_stbuf_wen), line:32
     |vpiName:spu_mast_stbuf_wen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_stbuf_wen), line:32
         |vpiName:spu_mast_stbuf_wen
         |vpiFullName:work@spu_mast.spu_mast_stbuf_wen
   |vpiPort:
   \_port: (spu_mast_mpa_addrinc), line:33
     |vpiName:spu_mast_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_mpa_addrinc), line:33
         |vpiName:spu_mast_mpa_addrinc
         |vpiFullName:work@spu_mast.spu_mast_mpa_addrinc
   |vpiPort:
   \_port: (spu_mast_streq), line:34
     |vpiName:spu_mast_streq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_streq), line:34
         |vpiName:spu_mast_streq
         |vpiFullName:work@spu_mast.spu_mast_streq
   |vpiPort:
   \_port: (spu_mast_done_set), line:36
     |vpiName:spu_mast_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_done_set), line:36
         |vpiName:spu_mast_done_set
         |vpiFullName:work@spu_mast.spu_mast_done_set
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:39
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:39
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mast.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (mactl_stop), line:40
     |vpiName:mactl_stop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_stop), line:40
         |vpiName:mactl_stop
         |vpiFullName:work@spu_mast.mactl_stop
   |vpiPort:
   \_port: (streq_ack), line:41
     |vpiName:streq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (streq_ack), line:41
         |vpiName:streq_ack
         |vpiFullName:work@spu_mast.streq_ack
   |vpiPort:
   \_port: (len_neqz), line:42
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:42
         |vpiName:len_neqz
         |vpiFullName:work@spu_mast.len_neqz
   |vpiPort:
   \_port: (spu_wen_allma_stacks_ok), line:44
     |vpiName:spu_wen_allma_stacks_ok
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_allma_stacks_ok), line:44
         |vpiName:spu_wen_allma_stacks_ok
         |vpiFullName:work@spu_mast.spu_wen_allma_stacks_ok
   |vpiPort:
   \_port: (spu_mactl_perr_set), line:46
     |vpiName:spu_mactl_perr_set
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_perr_set), line:46
         |vpiName:spu_mactl_perr_set
         |vpiFullName:work@spu_mast.spu_mactl_perr_set
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:48
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:48
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mast.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:50
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:50
         |vpiName:se
         |vpiFullName:work@spu_mast.se
   |vpiPort:
   \_port: (reset), line:51
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:51
         |vpiName:reset
         |vpiFullName:work@spu_mast.reset
   |vpiPort:
   \_port: (rclk), line:52
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:52
         |vpiName:rclk
         |vpiFullName:work@spu_mast.rclk
   |vpiContAssign:
   \_cont_assign: , line:103
     |vpiRhs:
     \_operation: , line:103
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:103
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (spu_mast_st_done), line:103
           |vpiName:spu_mast_st_done
           |vpiFullName:work@spu_mast.spu_mast_st_done
         |vpiOperand:
         \_ref_obj: (local_kill_abort), line:103
           |vpiName:local_kill_abort
           |vpiFullName:work@spu_mast.local_kill_abort
       |vpiOperand:
       \_ref_obj: (mactl_stop), line:103
         |vpiName:mactl_stop
         |vpiFullName:work@spu_mast.mactl_stop
     |vpiLhs:
     \_ref_obj: (spu_mast_done_wen), line:103
       |vpiName:spu_mast_done_wen
       |vpiFullName:work@spu_mast.spu_mast_done_wen
   |vpiContAssign:
   \_cont_assign: , line:104
     |vpiRhs:
     \_operation: , line:104
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (reset), line:104
         |vpiName:reset
         |vpiFullName:work@spu_mast.reset
       |vpiOperand:
       \_ref_obj: (spu_mactl_iss_pulse_dly), line:104
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mast.spu_mactl_iss_pulse_dly
     |vpiLhs:
     \_ref_obj: (spu_mast_done_rst), line:104
       |vpiName:spu_mast_done_rst
       |vpiFullName:work@spu_mast.spu_mast_done_rst
   |vpiContAssign:
   \_cont_assign: , line:114
     |vpiRhs:
     \_operation: , line:114
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_mast_done_set_q), line:114
         |vpiName:spu_mast_done_set_q
         |vpiFullName:work@spu_mast.spu_mast_done_set_q
       |vpiOperand:
       \_ref_obj: (ok_to_signal_cmplt), line:114
         |vpiName:ok_to_signal_cmplt
         |vpiFullName:work@spu_mast.ok_to_signal_cmplt
     |vpiLhs:
     \_ref_obj: (spu_mast_done_set), line:114
       |vpiName:spu_mast_done_set
       |vpiFullName:work@spu_mast.spu_mast_done_set
   |vpiContAssign:
   \_cont_assign: , line:138
     |vpiRhs:
     \_operation: , line:138
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_wen_allma_stacks_ok), line:138
         |vpiName:spu_wen_allma_stacks_ok
         |vpiFullName:work@spu_mast.spu_wen_allma_stacks_ok
       |vpiOperand:
       \_ref_obj: (spu_mast_done_set_stack), line:138
         |vpiName:spu_mast_done_set_stack
         |vpiFullName:work@spu_mast.spu_mast_done_set_stack
     |vpiLhs:
     \_ref_obj: (ok_to_signal_cmplt), line:138
       |vpiName:ok_to_signal_cmplt
       |vpiFullName:work@spu_mast.ok_to_signal_cmplt
   |vpiContAssign:
   \_cont_assign: , line:147
     |vpiRhs:
     \_operation: , line:147
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (reset), line:147
         |vpiName:reset
         |vpiFullName:work@spu_mast.reset
       |vpiOperand:
       \_ref_obj: (local_kill_abort), line:147
         |vpiName:local_kill_abort
         |vpiFullName:work@spu_mast.local_kill_abort
     |vpiLhs:
     \_ref_obj: (state_reset), line:147
       |vpiName:state_reset
       |vpiFullName:work@spu_mast.state_reset
   |vpiContAssign:
   \_cont_assign: , line:171
     |vpiRhs:
     \_operation: , line:171
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_mactl_iss_pulse_dly), line:171
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mast.spu_mactl_iss_pulse_dly
       |vpiOperand:
       \_ref_obj: (mactl_stop), line:171
         |vpiName:mactl_stop
         |vpiFullName:work@spu_mast.mactl_stop
     |vpiLhs:
     \_ref_obj: (start_stop), line:171
       |vpiName:start_stop
       |vpiFullName:work@spu_mast.start_stop
   |vpiContAssign:
   \_cont_assign: , line:182
     |vpiRhs:
     \_operation: , line:184
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:184
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:184
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:184
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (cur_wait4stdrain_state), line:184
               |vpiName:cur_wait4stdrain_state
               |vpiFullName:work@spu_mast.cur_wait4stdrain_state
             |vpiOperand:
             \_operation: , line:184
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (len_neqz), line:184
                 |vpiName:len_neqz
                 |vpiFullName:work@spu_mast.len_neqz
           |vpiOperand:
           \_bit_select: (rd_cntr_q), line:184
             |vpiName:rd_cntr_q
             |vpiFullName:work@spu_mast.rd_cntr_q
             |vpiIndex:
             \_constant: , line:184
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiOperand:
         \_ref_obj: (cur_laststreq_state), line:185
           |vpiName:cur_laststreq_state
           |vpiFullName:work@spu_mast.cur_laststreq_state
       |vpiOperand:
       \_ref_obj: (streq_ack), line:185
         |vpiName:streq_ack
         |vpiFullName:work@spu_mast.streq_ack
     |vpiLhs:
     \_ref_obj: (spu_mast_st_done), line:182
       |vpiName:spu_mast_st_done
       |vpiFullName:work@spu_mast.spu_mast_st_done
   |vpiContAssign:
   \_cont_assign: , line:188
     |vpiRhs:
     \_operation: , line:188
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:189
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:189
           |vpiName:state_reset
           |vpiFullName:work@spu_mast.state_reset
         |vpiOperand:
         \_ref_obj: (spu_mast_st_done), line:189
           |vpiName:spu_mast_st_done
           |vpiFullName:work@spu_mast.spu_mast_st_done
       |vpiOperand:
       \_operation: , line:190
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_idle_state), line:190
           |vpiName:cur_idle_state
           |vpiFullName:work@spu_mast.cur_idle_state
         |vpiOperand:
         \_operation: , line:190
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (start_stop), line:190
             |vpiName:start_stop
             |vpiFullName:work@spu_mast.start_stop
     |vpiLhs:
     \_ref_obj: (nxt_idle_state), line:188
       |vpiName:nxt_idle_state
       |vpiFullName:work@spu_mast.nxt_idle_state
   |vpiContAssign:
   \_cont_assign: , line:193
     |vpiRhs:
     \_operation: , line:193
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_idle_state), line:193
         |vpiName:cur_idle_state
         |vpiFullName:work@spu_mast.cur_idle_state
       |vpiOperand:
       \_ref_obj: (start_stop), line:193
         |vpiName:start_stop
         |vpiFullName:work@spu_mast.start_stop
     |vpiLhs:
     \_ref_obj: (tr2rdmem_frm_idle), line:193
       |vpiName:tr2rdmem_frm_idle
       |vpiFullName:work@spu_mast.tr2rdmem_frm_idle
   |vpiContAssign:
   \_cont_assign: , line:207
     |vpiRhs:
     \_operation: , line:207
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:207
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_wait4stdrain_state), line:207
           |vpiName:cur_wait4stdrain_state
           |vpiFullName:work@spu_mast.cur_wait4stdrain_state
         |vpiOperand:
         \_operation: , line:208
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (streq_ack), line:208
             |vpiName:streq_ack
             |vpiFullName:work@spu_mast.streq_ack
           |vpiOperand:
           \_ref_obj: (spu_mast_allow_rdmem), line:208
             |vpiName:spu_mast_allow_rdmem
             |vpiFullName:work@spu_mast.spu_mast_allow_rdmem
       |vpiOperand:
       \_ref_obj: (len_neqz), line:209
         |vpiName:len_neqz
         |vpiFullName:work@spu_mast.len_neqz
     |vpiLhs:
     \_ref_obj: (tr2rdmem_frm_wait4stdrain), line:207
       |vpiName:tr2rdmem_frm_wait4stdrain
       |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (dly_tr2rdmem_frm_idle), line:212
         |vpiName:dly_tr2rdmem_frm_idle
         |vpiFullName:work@spu_mast.dly_tr2rdmem_frm_idle
       |vpiOperand:
       \_ref_obj: (tr2rdmem_frm_wait4stdrain), line:213
         |vpiName:tr2rdmem_frm_wait4stdrain
         |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain
     |vpiLhs:
     \_ref_obj: (nxt_rdmem_state), line:211
       |vpiName:nxt_rdmem_state
       |vpiFullName:work@spu_mast.nxt_rdmem_state
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (cur_rdmem_state), line:219
         |vpiName:cur_rdmem_state
         |vpiFullName:work@spu_mast.cur_rdmem_state
       |vpiOperand:
       \_operation: , line:220
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_wait4stdrain_state), line:220
           |vpiName:cur_wait4stdrain_state
           |vpiFullName:work@spu_mast.cur_wait4stdrain_state
         |vpiOperand:
         \_operation: , line:220
           |vpiOpType:4
           |vpiOperand:
           \_operation: , line:220
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (streq_ack), line:220
               |vpiName:streq_ack
               |vpiFullName:work@spu_mast.streq_ack
             |vpiOperand:
             \_operation: , line:220
               |vpiOpType:28
               |vpiOperand:
               \_ref_obj: (spu_mast_allow_rdmem), line:220
                 |vpiName:spu_mast_allow_rdmem
                 |vpiFullName:work@spu_mast.spu_mast_allow_rdmem
               |vpiOperand:
               \_ref_obj: (len_neqz), line:221
                 |vpiName:len_neqz
                 |vpiFullName:work@spu_mast.len_neqz
     |vpiLhs:
     \_ref_obj: (nxt_wait4stdrain_state), line:218
       |vpiName:nxt_wait4stdrain_state
       |vpiFullName:work@spu_mast.nxt_wait4stdrain_state
   |vpiContAssign:
   \_cont_assign: , line:226
     |vpiRhs:
     \_operation: , line:226
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:226
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:226
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (cur_wait4stdrain_state), line:226
             |vpiName:cur_wait4stdrain_state
             |vpiFullName:work@spu_mast.cur_wait4stdrain_state
           |vpiOperand:
           \_ref_obj: (streq_ack), line:226
             |vpiName:streq_ack
             |vpiFullName:work@spu_mast.streq_ack
         |vpiOperand:
         \_operation: , line:226
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (len_neqz), line:226
             |vpiName:len_neqz
             |vpiFullName:work@spu_mast.len_neqz
       |vpiOperand:
       \_operation: , line:228
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (rd_cntr_q), line:228
           |vpiName:rd_cntr_q
           |vpiIndex:
           \_constant: , line:228
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_ref_obj: (tr2laststreq_frm_wait4stdrain), line:226
       |vpiName:tr2laststreq_frm_wait4stdrain
       |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2laststreq_frm_wait4stdrain), line:231
         |vpiName:tr2laststreq_frm_wait4stdrain
         |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain
       |vpiOperand:
       \_operation: , line:232
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_laststreq_state), line:232
           |vpiName:cur_laststreq_state
           |vpiFullName:work@spu_mast.cur_laststreq_state
         |vpiOperand:
         \_operation: , line:232
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (streq_ack), line:232
             |vpiName:streq_ack
             |vpiFullName:work@spu_mast.streq_ack
     |vpiLhs:
     \_ref_obj: (nxt_laststreq_state), line:230
       |vpiName:nxt_laststreq_state
       |vpiFullName:work@spu_mast.nxt_laststreq_state
   |vpiContAssign:
   \_cont_assign: , line:244
     |vpiRhs:
     \_ref_obj: (cur_rdmem_state), line:244
       |vpiName:cur_rdmem_state
       |vpiFullName:work@spu_mast.cur_rdmem_state
     |vpiLhs:
     \_ref_obj: (spu_mast_maaddr_addrinc), line:244
       |vpiName:spu_mast_maaddr_addrinc
       |vpiFullName:work@spu_mast.spu_mast_maaddr_addrinc
   |vpiContAssign:
   \_cont_assign: , line:247
     |vpiRhs:
     \_operation: , line:247
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_rdmem_state), line:247
         |vpiName:cur_rdmem_state
         |vpiFullName:work@spu_mast.cur_rdmem_state
       |vpiOperand:
       \_operation: , line:247
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (local_kill_abort), line:247
           |vpiName:local_kill_abort
           |vpiFullName:work@spu_mast.local_kill_abort
     |vpiLhs:
     \_ref_obj: (spu_mast_memren), line:247
       |vpiName:spu_mast_memren
       |vpiFullName:work@spu_mast.spu_mast_memren
   |vpiContAssign:
   \_cont_assign: , line:261
     |vpiRhs:
     \_ref_obj: (cur_rdmem_state_dly), line:261
       |vpiName:cur_rdmem_state_dly
       |vpiFullName:work@spu_mast.cur_rdmem_state_dly
     |vpiLhs:
     \_ref_obj: (spu_mast_stbuf_wen), line:261
       |vpiName:spu_mast_stbuf_wen
       |vpiFullName:work@spu_mast.spu_mast_stbuf_wen
   |vpiContAssign:
   \_cont_assign: , line:270
     |vpiRhs:
     \_operation: , line:270
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:270
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:270
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:270
             |vpiOpType:29
             |vpiOperand:
             \_operation: , line:270
               |vpiOpType:29
               |vpiOperand:
               \_operation: , line:270
                 |vpiOpType:28
                 |vpiOperand:
                 \_operation: , line:270
                   |vpiOpType:28
                   |vpiOperand:
                   \_ref_obj: (cur_rdmem_state_dly3), line:270
                     |vpiName:cur_rdmem_state_dly3
                     |vpiFullName:work@spu_mast.cur_rdmem_state_dly3
                   |vpiOperand:
                   \_ref_obj: (start_set), line:270
                     |vpiName:start_set
                     |vpiFullName:work@spu_mast.start_set
                 |vpiOperand:
                 \_operation: , line:270
                   |vpiOpType:4
                   |vpiOperand:
                   \_bit_select: (rd_cntr_q), line:270
                     |vpiName:rd_cntr_q
                     |vpiIndex:
                     \_constant: , line:270
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
               |vpiOperand:
               \_operation: , line:271
                 |vpiOpType:28
                 |vpiOperand:
                 \_ref_obj: (streq_ack_dly), line:271
                   |vpiName:streq_ack_dly
                   |vpiFullName:work@spu_mast.streq_ack_dly
                 |vpiOperand:
                 \_ref_obj: (len_neqz), line:271
                   |vpiName:len_neqz
                   |vpiFullName:work@spu_mast.len_neqz
             |vpiOperand:
             \_ref_obj: (tr2laststreq_frm_wait4stdrain_dly), line:272
               |vpiName:tr2laststreq_frm_wait4stdrain_dly
               |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain_dly
           |vpiOperand:
           \_operation: , line:273
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (cur_idle_state), line:273
               |vpiName:cur_idle_state
               |vpiFullName:work@spu_mast.cur_idle_state
         |vpiOperand:
         \_operation: , line:273
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (spu_mactl_perr_set), line:273
             |vpiName:spu_mactl_perr_set
             |vpiFullName:work@spu_mast.spu_mactl_perr_set
       |vpiOperand:
       \_operation: , line:274
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (spu_mactl_stxa_force_abort), line:274
           |vpiName:spu_mactl_stxa_force_abort
           |vpiFullName:work@spu_mast.spu_mactl_stxa_force_abort
     |vpiLhs:
     \_ref_obj: (spu_mast_streq), line:270
       |vpiName:spu_mast_streq
       |vpiFullName:work@spu_mast.spu_mast_streq
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:280
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:280
           |vpiOpType:29
           |vpiOperand:
           \_operation: , line:280
             |vpiOpType:28
             |vpiOperand:
             \_operation: , line:280
               |vpiOpType:28
               |vpiOperand:
               \_ref_obj: (cur_rdmem_state_dly3), line:280
                 |vpiName:cur_rdmem_state_dly3
                 |vpiFullName:work@spu_mast.cur_rdmem_state_dly3
               |vpiOperand:
               \_ref_obj: (start_set), line:280
                 |vpiName:start_set
                 |vpiFullName:work@spu_mast.start_set
             |vpiOperand:
             \_operation: , line:280
               |vpiOpType:4
               |vpiOperand:
               \_bit_select: (rd_cntr_q), line:280
                 |vpiName:rd_cntr_q
                 |vpiIndex:
                 \_constant: , line:280
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
           |vpiOperand:
           \_operation: , line:281
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (streq_ack_dly), line:281
               |vpiName:streq_ack_dly
               |vpiFullName:work@spu_mast.streq_ack_dly
             |vpiOperand:
             \_ref_obj: (len_neqz), line:281
               |vpiName:len_neqz
               |vpiFullName:work@spu_mast.len_neqz
         |vpiOperand:
         \_ref_obj: (tr2laststreq_frm_wait4stdrain_dly), line:282
           |vpiName:tr2laststreq_frm_wait4stdrain_dly
           |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain_dly
       |vpiOperand:
       \_operation: , line:283
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (spu_mactl_perr_set), line:283
           |vpiName:spu_mactl_perr_set
           |vpiFullName:work@spu_mast.spu_mactl_perr_set
         |vpiOperand:
         \_ref_obj: (spu_mactl_stxa_force_abort), line:283
           |vpiName:spu_mactl_stxa_force_abort
           |vpiFullName:work@spu_mast.spu_mactl_stxa_force_abort
     |vpiLhs:
     \_ref_obj: (local_kill_abort), line:280
       |vpiName:local_kill_abort
       |vpiFullName:work@spu_mast.local_kill_abort
   |vpiContAssign:
   \_cont_assign: , line:298
     |vpiRhs:
     \_ref_obj: (tr2rdmem_frm_wait4stdrain_dly2), line:298
       |vpiName:tr2rdmem_frm_wait4stdrain_dly2
       |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly2
     |vpiLhs:
     \_ref_obj: (spu_mast_mpa_addrinc), line:298
       |vpiName:spu_mast_mpa_addrinc
       |vpiFullName:work@spu_mast.spu_mast_mpa_addrinc
   |vpiContAssign:
   \_cont_assign: , line:306
     |vpiRhs:
     \_ref_obj: (cur_rdmem_state), line:306
       |vpiName:cur_rdmem_state
       |vpiFullName:work@spu_mast.cur_rdmem_state
     |vpiLhs:
     \_ref_obj: (rd_cntr_en), line:306
       |vpiName:rd_cntr_en
       |vpiFullName:work@spu_mast.rd_cntr_en
   |vpiContAssign:
   \_cont_assign: , line:308
     |vpiRhs:
     \_operation: , line:308
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:308
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:308
           |vpiName:state_reset
           |vpiFullName:work@spu_mast.state_reset
         |vpiOperand:
         \_ref_obj: (streq_ack_dly), line:308
           |vpiName:streq_ack_dly
           |vpiFullName:work@spu_mast.streq_ack_dly
       |vpiOperand:
       \_ref_obj: (start_stop), line:308
         |vpiName:start_stop
         |vpiFullName:work@spu_mast.start_stop
     |vpiLhs:
     \_ref_obj: (rd_cntr_rst), line:308
       |vpiName:rd_cntr_rst
       |vpiFullName:work@spu_mast.rd_cntr_rst
   |vpiContAssign:
   \_cont_assign: , line:310
     |vpiRhs:
     \_operation: , line:310
       |vpiOpType:24
       |vpiOperand:
       \_part_select: , line:310, parent:rd_cntr_q
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (rd_cntr_q)
         |vpiLeftRange:
         \_constant: , line:310
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:310
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:310
         |vpiConstType:3
         |vpiDecompile:2&#39;b01
         |vpiSize:2
         |BIN:2&#39;b01
     |vpiLhs:
     \_part_select: , line:310, parent:rd_cntr_add
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rd_cntr_add)
       |vpiLeftRange:
       \_constant: , line:310
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:310
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:332
     |vpiRhs:
     \_operation: , line:332
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:332
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (start_set), line:332
           |vpiName:start_set
           |vpiFullName:work@spu_mast.start_set
         |vpiOperand:
         \_operation: , line:332
           |vpiOpType:4
           |vpiOperand:
           \_bit_select: (rd_cntr_q), line:332
             |vpiName:rd_cntr_q
             |vpiIndex:
             \_constant: , line:332
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiOperand:
       \_ref_obj: (cur_rdmem_state_dly3), line:332
         |vpiName:cur_rdmem_state_dly3
         |vpiFullName:work@spu_mast.cur_rdmem_state_dly3
     |vpiLhs:
     \_ref_obj: (spu_mast_allow_rdmem), line:332
       |vpiName:spu_mast_allow_rdmem
       |vpiFullName:work@spu_mast.spu_mast_allow_rdmem
   |vpiNet:
   \_logic_net: (spu_mast_st_done), line:79
     |vpiName:spu_mast_st_done
     |vpiFullName:work@spu_mast.spu_mast_st_done
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain), line:79
     |vpiName:tr2rdmem_frm_wait4stdrain
     |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ok_to_signal_cmplt), line:81
     |vpiName:ok_to_signal_cmplt
     |vpiFullName:work@spu_mast.ok_to_signal_cmplt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (start_set), line:83
     |vpiName:start_set
     |vpiFullName:work@spu_mast.start_set
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_allow_rdmem), line:84
     |vpiName:spu_mast_allow_rdmem
     |vpiFullName:work@spu_mast.spu_mast_allow_rdmem
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_cntr_add), line:86
     |vpiName:rd_cntr_add
     |vpiFullName:work@spu_mast.rd_cntr_add
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_cntr_q), line:86
     |vpiName:rd_cntr_q
     |vpiFullName:work@spu_mast.rd_cntr_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2laststreq_frm_wait4stdrain), line:88
     |vpiName:tr2laststreq_frm_wait4stdrain
     |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (local_kill_abort), line:90
     |vpiName:local_kill_abort
     |vpiFullName:work@spu_mast.local_kill_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (streq_ack_dly), line:92
     |vpiName:streq_ack_dly
     |vpiFullName:work@spu_mast.streq_ack_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_done_wen), line:103
     |vpiName:spu_mast_done_wen
     |vpiFullName:work@spu_mast.spu_mast_done_wen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_done_rst), line:104
     |vpiName:spu_mast_done_rst
     |vpiFullName:work@spu_mast.spu_mast_done_rst
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_done_set_q), line:106
     |vpiName:spu_mast_done_set_q
     |vpiFullName:work@spu_mast.spu_mast_done_set_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_done_wen_dly), line:126
     |vpiName:spu_mast_done_wen_dly
     |vpiFullName:work@spu_mast.spu_mast_done_wen_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (state_reset), line:147
     |vpiName:state_reset
     |vpiFullName:work@spu_mast.state_reset
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (start_stop), line:171
     |vpiName:start_stop
     |vpiFullName:work@spu_mast.start_stop
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_idle), line:193
     |vpiName:tr2rdmem_frm_idle
     |vpiFullName:work@spu_mast.tr2rdmem_frm_idle
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dly_tr2rdmem_frm_idle), line:197
     |vpiName:dly_tr2rdmem_frm_idle
     |vpiFullName:work@spu_mast.dly_tr2rdmem_frm_idle
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2laststreq_frm_wait4stdrain_dly), line:234
     |vpiName:tr2laststreq_frm_wait4stdrain_dly
     |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly), line:249
     |vpiName:cur_rdmem_state_dly
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly2), line:255
     |vpiName:cur_rdmem_state_dly2
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly3), line:255
     |vpiName:cur_rdmem_state_dly3
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain_dly), line:286
     |vpiName:tr2rdmem_frm_wait4stdrain_dly
     |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain_dly2), line:292
     |vpiName:tr2rdmem_frm_wait4stdrain_dly2
     |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_cntr_en), line:306
     |vpiName:rd_cntr_en
     |vpiFullName:work@spu_mast.rd_cntr_en
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_cntr_rst), line:308
     |vpiName:rd_cntr_rst
     |vpiFullName:work@spu_mast.rd_cntr_rst
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mast_maaddr_addrinc), line:30
   |vpiNet:
   \_logic_net: (spu_mast_memren), line:31
   |vpiNet:
   \_logic_net: (spu_mast_stbuf_wen), line:32
   |vpiNet:
   \_logic_net: (spu_mast_mpa_addrinc), line:33
   |vpiNet:
   \_logic_net: (spu_mast_streq), line:34
   |vpiNet:
   \_logic_net: (spu_mast_done_set), line:36
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:39
   |vpiNet:
   \_logic_net: (mactl_stop), line:40
   |vpiNet:
   \_logic_net: (streq_ack), line:41
   |vpiNet:
   \_logic_net: (len_neqz), line:42
   |vpiNet:
   \_logic_net: (spu_wen_allma_stacks_ok), line:44
   |vpiNet:
   \_logic_net: (spu_mactl_perr_set), line:46
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:48
   |vpiNet:
   \_logic_net: (se), line:50
   |vpiNet:
   \_logic_net: (reset), line:51
   |vpiNet:
   \_logic_net: (rclk), line:52
 |uhdmtopModules:
 \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiDefName:work@spu_mast
   |vpiName:work@spu_mast
   |vpiPort:
   \_port: (spu_mast_maaddr_addrinc), line:30, parent:work@spu_mast
     |vpiName:spu_mast_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_maaddr_addrinc), line:30, parent:work@spu_mast
         |vpiName:spu_mast_maaddr_addrinc
         |vpiFullName:work@spu_mast.spu_mast_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mast_memren), line:31, parent:work@spu_mast
     |vpiName:spu_mast_memren
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_memren), line:31, parent:work@spu_mast
         |vpiName:spu_mast_memren
         |vpiFullName:work@spu_mast.spu_mast_memren
   |vpiPort:
   \_port: (spu_mast_stbuf_wen), line:32, parent:work@spu_mast
     |vpiName:spu_mast_stbuf_wen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_stbuf_wen), line:32, parent:work@spu_mast
         |vpiName:spu_mast_stbuf_wen
         |vpiFullName:work@spu_mast.spu_mast_stbuf_wen
   |vpiPort:
   \_port: (spu_mast_mpa_addrinc), line:33, parent:work@spu_mast
     |vpiName:spu_mast_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_mpa_addrinc), line:33, parent:work@spu_mast
         |vpiName:spu_mast_mpa_addrinc
         |vpiFullName:work@spu_mast.spu_mast_mpa_addrinc
   |vpiPort:
   \_port: (spu_mast_streq), line:34, parent:work@spu_mast
     |vpiName:spu_mast_streq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_streq), line:34, parent:work@spu_mast
         |vpiName:spu_mast_streq
         |vpiFullName:work@spu_mast.spu_mast_streq
   |vpiPort:
   \_port: (spu_mast_done_set), line:36, parent:work@spu_mast
     |vpiName:spu_mast_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mast_done_set), line:36, parent:work@spu_mast
         |vpiName:spu_mast_done_set
         |vpiFullName:work@spu_mast.spu_mast_done_set
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:39, parent:work@spu_mast
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:39, parent:work@spu_mast
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mast.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (mactl_stop), line:40, parent:work@spu_mast
     |vpiName:mactl_stop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_stop), line:40, parent:work@spu_mast
         |vpiName:mactl_stop
         |vpiFullName:work@spu_mast.mactl_stop
   |vpiPort:
   \_port: (streq_ack), line:41, parent:work@spu_mast
     |vpiName:streq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (streq_ack), line:41, parent:work@spu_mast
         |vpiName:streq_ack
         |vpiFullName:work@spu_mast.streq_ack
   |vpiPort:
   \_port: (len_neqz), line:42, parent:work@spu_mast
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:42, parent:work@spu_mast
         |vpiName:len_neqz
         |vpiFullName:work@spu_mast.len_neqz
   |vpiPort:
   \_port: (spu_wen_allma_stacks_ok), line:44, parent:work@spu_mast
     |vpiName:spu_wen_allma_stacks_ok
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_allma_stacks_ok), line:44, parent:work@spu_mast
         |vpiName:spu_wen_allma_stacks_ok
         |vpiFullName:work@spu_mast.spu_wen_allma_stacks_ok
   |vpiPort:
   \_port: (spu_mactl_perr_set), line:46, parent:work@spu_mast
     |vpiName:spu_mactl_perr_set
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_perr_set), line:46, parent:work@spu_mast
         |vpiName:spu_mactl_perr_set
         |vpiFullName:work@spu_mast.spu_mactl_perr_set
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:48, parent:work@spu_mast
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:48, parent:work@spu_mast
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mast.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:50, parent:work@spu_mast
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:50, parent:work@spu_mast
         |vpiName:se
         |vpiFullName:work@spu_mast.se
   |vpiPort:
   \_port: (reset), line:51, parent:work@spu_mast
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:51, parent:work@spu_mast
         |vpiName:reset
         |vpiFullName:work@spu_mast.reset
   |vpiPort:
   \_port: (rclk), line:52, parent:work@spu_mast
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:52, parent:work@spu_mast
         |vpiName:rclk
         |vpiFullName:work@spu_mast.rclk
   |vpiModule:
   \_module: work@spu_mast::dff_s (streq_ack_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:93, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:streq_ack_ff
     |vpiFullName:work@spu_mast.streq_ack_ff
     |vpiPort:
     \_port: (din), parent:streq_ack_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (streq_ack), line:94
         |vpiName:streq_ack
         |vpiActual:
         \_logic_net: (streq_ack), line:41, parent:work@spu_mast
     |vpiPort:
     \_port: (q), parent:streq_ack_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (streq_ack_dly), line:95
         |vpiName:streq_ack_dly
         |vpiActual:
         \_logic_net: (streq_ack_dly), line:92, parent:work@spu_mast
           |vpiName:streq_ack_dly
           |vpiFullName:work@spu_mast.streq_ack_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:streq_ack_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:96
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:streq_ack_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:96
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:streq_ack_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:96
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:streq_ack_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:96
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffre_s (spu_mast_done_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:108, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffre_s
     |vpiName:spu_mast_done_ff
     |vpiFullName:work@spu_mast.spu_mast_done_ff
     |vpiPort:
     \_port: (din), parent:spu_mast_done_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:109
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:spu_mast_done_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_set_q), line:110
         |vpiName:spu_mast_done_set_q
         |vpiActual:
         \_logic_net: (spu_mast_done_set_q), line:106, parent:work@spu_mast
           |vpiName:spu_mast_done_set_q
           |vpiFullName:work@spu_mast.spu_mast_done_set_q
           |vpiNetType:1
     |vpiPort:
     \_port: (en), parent:spu_mast_done_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_wen), line:111
         |vpiName:spu_mast_done_wen
         |vpiActual:
         \_logic_net: (spu_mast_done_wen), line:103, parent:work@spu_mast
           |vpiName:spu_mast_done_wen
           |vpiFullName:work@spu_mast.spu_mast_done_wen
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:spu_mast_done_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_rst), line:112
         |vpiName:spu_mast_done_rst
         |vpiActual:
         \_logic_net: (spu_mast_done_rst), line:104, parent:work@spu_mast
           |vpiName:spu_mast_done_rst
           |vpiFullName:work@spu_mast.spu_mast_done_rst
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:spu_mast_done_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:112
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:spu_mast_done_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:112
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:spu_mast_done_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:112
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_mast_done_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:112
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (spu_mast_done_wen_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:127, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:spu_mast_done_wen_ff
     |vpiFullName:work@spu_mast.spu_mast_done_wen_ff
     |vpiPort:
     \_port: (din), parent:spu_mast_done_wen_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_wen), line:128
         |vpiName:spu_mast_done_wen
         |vpiActual:
         \_logic_net: (spu_mast_done_wen), line:103, parent:work@spu_mast
     |vpiPort:
     \_port: (q), parent:spu_mast_done_wen_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_wen_dly), line:129
         |vpiName:spu_mast_done_wen_dly
         |vpiActual:
         \_logic_net: (spu_mast_done_wen_dly), line:126, parent:work@spu_mast
           |vpiName:spu_mast_done_wen_dly
           |vpiFullName:work@spu_mast.spu_mast_done_wen_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:spu_mast_done_wen_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:130
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:spu_mast_done_wen_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:130
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:spu_mast_done_wen_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:130
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_mast_done_wen_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:130
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffre_s (spu_mast_done_stack_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:132, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffre_s
     |vpiName:spu_mast_done_stack_ff
     |vpiFullName:work@spu_mast.spu_mast_done_stack_ff
     |vpiPort:
     \_port: (din), parent:spu_mast_done_stack_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:133
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:spu_mast_done_stack_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_set_stack), line:134
         |vpiName:spu_mast_done_set_stack
     |vpiPort:
     \_port: (en), parent:spu_mast_done_stack_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_wen_dly), line:135
         |vpiName:spu_mast_done_wen_dly
         |vpiActual:
         \_logic_net: (spu_mast_done_wen_dly), line:126, parent:work@spu_mast
     |vpiPort:
     \_port: (rst), parent:spu_mast_done_stack_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (spu_mast_done_rst), line:136
         |vpiName:spu_mast_done_rst
         |vpiActual:
         \_logic_net: (spu_mast_done_rst), line:104, parent:work@spu_mast
     |vpiPort:
     \_port: (clk), parent:spu_mast_done_stack_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:136
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:spu_mast_done_stack_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:136
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:spu_mast_done_stack_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:136
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_mast_done_stack_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:136
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (idle_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:149, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:idle_state_ff
     |vpiFullName:work@spu_mast.idle_state_ff
     |vpiPort:
     \_port: (din), parent:idle_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_idle_state), line:150
         |vpiName:nxt_idle_state
     |vpiPort:
     \_port: (q), parent:idle_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_idle_state), line:151
         |vpiName:cur_idle_state
     |vpiPort:
     \_port: (clk), parent:idle_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:152
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:idle_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:152
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:idle_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:152
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:idle_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:152
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffr_s (rdmem_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:154, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffr_s
     |vpiName:rdmem_state_ff
     |vpiFullName:work@spu_mast.rdmem_state_ff
     |vpiPort:
     \_port: (din), parent:rdmem_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_rdmem_state), line:155
         |vpiName:nxt_rdmem_state
     |vpiPort:
     \_port: (q), parent:rdmem_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_rdmem_state), line:156
         |vpiName:cur_rdmem_state
     |vpiPort:
     \_port: (rst), parent:rdmem_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:157
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:147, parent:work@spu_mast
           |vpiName:state_reset
           |vpiFullName:work@spu_mast.state_reset
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:rdmem_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:157
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:rdmem_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:157
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:rdmem_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:157
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:rdmem_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:157
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffr_s (wait4stdrain_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:159, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffr_s
     |vpiName:wait4stdrain_state_ff
     |vpiFullName:work@spu_mast.wait4stdrain_state_ff
     |vpiPort:
     \_port: (din), parent:wait4stdrain_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_wait4stdrain_state), line:160
         |vpiName:nxt_wait4stdrain_state
     |vpiPort:
     \_port: (q), parent:wait4stdrain_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_wait4stdrain_state), line:161
         |vpiName:cur_wait4stdrain_state
     |vpiPort:
     \_port: (rst), parent:wait4stdrain_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:162
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:147, parent:work@spu_mast
     |vpiPort:
     \_port: (clk), parent:wait4stdrain_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:wait4stdrain_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:162
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:wait4stdrain_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:162
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:wait4stdrain_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:162
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffr_s (laststreq_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:164, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffr_s
     |vpiName:laststreq_state_ff
     |vpiFullName:work@spu_mast.laststreq_state_ff
     |vpiPort:
     \_port: (din), parent:laststreq_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_laststreq_state), line:165
         |vpiName:nxt_laststreq_state
     |vpiPort:
     \_port: (q), parent:laststreq_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_laststreq_state), line:166
         |vpiName:cur_laststreq_state
     |vpiPort:
     \_port: (rst), parent:laststreq_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:167
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:147, parent:work@spu_mast
     |vpiPort:
     \_port: (clk), parent:laststreq_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:167
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:laststreq_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:167
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:laststreq_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:167
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:laststreq_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:167
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (dly_tr2rdmem_frm_idle_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:198, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:dly_tr2rdmem_frm_idle_ff
     |vpiFullName:work@spu_mast.dly_tr2rdmem_frm_idle_ff
     |vpiPort:
     \_port: (din), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tr2rdmem_frm_idle), line:199
         |vpiName:tr2rdmem_frm_idle
         |vpiActual:
         \_logic_net: (tr2rdmem_frm_idle), line:193, parent:work@spu_mast
           |vpiName:tr2rdmem_frm_idle
           |vpiFullName:work@spu_mast.tr2rdmem_frm_idle
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dly_tr2rdmem_frm_idle), line:200
         |vpiName:dly_tr2rdmem_frm_idle
         |vpiActual:
         \_logic_net: (dly_tr2rdmem_frm_idle), line:197, parent:work@spu_mast
           |vpiName:dly_tr2rdmem_frm_idle
           |vpiFullName:work@spu_mast.dly_tr2rdmem_frm_idle
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:201
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:201
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:dly_tr2rdmem_frm_idle_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:201
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (tr2laststreq_frm_wait4stdrain_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:235, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:tr2laststreq_frm_wait4stdrain_ff
     |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain_ff
     |vpiPort:
     \_port: (din), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tr2laststreq_frm_wait4stdrain), line:236
         |vpiName:tr2laststreq_frm_wait4stdrain
         |vpiActual:
         \_logic_net: (tr2laststreq_frm_wait4stdrain), line:88, parent:work@spu_mast
           |vpiName:tr2laststreq_frm_wait4stdrain
           |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tr2laststreq_frm_wait4stdrain_dly), line:237
         |vpiName:tr2laststreq_frm_wait4stdrain_dly
         |vpiActual:
         \_logic_net: (tr2laststreq_frm_wait4stdrain_dly), line:234, parent:work@spu_mast
           |vpiName:tr2laststreq_frm_wait4stdrain_dly
           |vpiFullName:work@spu_mast.tr2laststreq_frm_wait4stdrain_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:238
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:238
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:238
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:tr2laststreq_frm_wait4stdrain_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:238
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (cur_rdmem_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:250, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:cur_rdmem_state_ff
     |vpiFullName:work@spu_mast.cur_rdmem_state_ff
     |vpiPort:
     \_port: (din), parent:cur_rdmem_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (cur_rdmem_state), line:251
         |vpiName:cur_rdmem_state
     |vpiPort:
     \_port: (q), parent:cur_rdmem_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_rdmem_state_dly), line:252
         |vpiName:cur_rdmem_state_dly
         |vpiActual:
         \_logic_net: (cur_rdmem_state_dly), line:249, parent:work@spu_mast
           |vpiName:cur_rdmem_state_dly
           |vpiFullName:work@spu_mast.cur_rdmem_state_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:cur_rdmem_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:253
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:cur_rdmem_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:253
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:cur_rdmem_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:253
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:cur_rdmem_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:253
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (cur_rdmem_state_dly_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:256, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:cur_rdmem_state_dly_ff
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly_ff
     |vpiPort:
     \_port: (din), parent:cur_rdmem_state_dly_ff
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:257
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (cur_rdmem_state_dly), line:257
           |vpiName:cur_rdmem_state_dly
         |vpiOperand:
         \_ref_obj: (cur_rdmem_state_dly2), line:257
           |vpiName:cur_rdmem_state_dly2
     |vpiPort:
     \_port: (q), parent:cur_rdmem_state_dly_ff
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:258
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (cur_rdmem_state_dly2), line:258
           |vpiName:cur_rdmem_state_dly2
         |vpiOperand:
         \_ref_obj: (cur_rdmem_state_dly3), line:258
           |vpiName:cur_rdmem_state_dly3
     |vpiPort:
     \_port: (clk), parent:cur_rdmem_state_dly_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:259
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:cur_rdmem_state_dly_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:259
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:cur_rdmem_state_dly_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:259
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:cur_rdmem_state_dly_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:259
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (tr2rdmem_frm_wait4stdrain_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:287, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:tr2rdmem_frm_wait4stdrain_ff
     |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_ff
     |vpiPort:
     \_port: (din), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tr2rdmem_frm_wait4stdrain), line:288
         |vpiName:tr2rdmem_frm_wait4stdrain
         |vpiActual:
         \_logic_net: (tr2rdmem_frm_wait4stdrain), line:79, parent:work@spu_mast
           |vpiName:tr2rdmem_frm_wait4stdrain
           |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tr2rdmem_frm_wait4stdrain_dly), line:289
         |vpiName:tr2rdmem_frm_wait4stdrain_dly
         |vpiActual:
         \_logic_net: (tr2rdmem_frm_wait4stdrain_dly), line:286, parent:work@spu_mast
           |vpiName:tr2rdmem_frm_wait4stdrain_dly
           |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:290
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:290
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:290
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:tr2rdmem_frm_wait4stdrain_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:290
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dff_s (tr2rdmem_frm_wait4stdrain_dly_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:293, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dff_s
     |vpiName:tr2rdmem_frm_wait4stdrain_dly_ff
     |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly_ff
     |vpiPort:
     \_port: (din), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tr2rdmem_frm_wait4stdrain_dly), line:294
         |vpiName:tr2rdmem_frm_wait4stdrain_dly
         |vpiActual:
         \_logic_net: (tr2rdmem_frm_wait4stdrain_dly), line:286, parent:work@spu_mast
     |vpiPort:
     \_port: (q), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tr2rdmem_frm_wait4stdrain_dly2), line:295
         |vpiName:tr2rdmem_frm_wait4stdrain_dly2
         |vpiActual:
         \_logic_net: (tr2rdmem_frm_wait4stdrain_dly2), line:292, parent:work@spu_mast
           |vpiName:tr2rdmem_frm_wait4stdrain_dly2
           |vpiFullName:work@spu_mast.tr2rdmem_frm_wait4stdrain_dly2
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:296
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:296
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:296
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:tr2rdmem_frm_wait4stdrain_dly_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:296
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffre_s (rd_cntr_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:312, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffre_s
     |vpiName:rd_cntr_ff
     |vpiFullName:work@spu_mast.rd_cntr_ff
     |vpiPort:
     \_port: (din), parent:rd_cntr_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rd_cntr_add), line:313
         |vpiName:rd_cntr_add
         |vpiActual:
         \_logic_net: (rd_cntr_add), line:86, parent:work@spu_mast
           |vpiName:rd_cntr_add
           |vpiFullName:work@spu_mast.rd_cntr_add
           |vpiNetType:1
           |vpiRange:
           \_range: , line:86
             |vpiLeftRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (q), parent:rd_cntr_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (rd_cntr_q), line:314
         |vpiName:rd_cntr_q
         |vpiActual:
         \_logic_net: (rd_cntr_q), line:86, parent:work@spu_mast
           |vpiName:rd_cntr_q
           |vpiFullName:work@spu_mast.rd_cntr_q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:86
             |vpiLeftRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:86
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (en), parent:rd_cntr_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (rd_cntr_en), line:315
         |vpiName:rd_cntr_en
         |vpiActual:
         \_logic_net: (rd_cntr_en), line:306, parent:work@spu_mast
           |vpiName:rd_cntr_en
           |vpiFullName:work@spu_mast.rd_cntr_en
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:rd_cntr_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (rd_cntr_rst), line:316
         |vpiName:rd_cntr_rst
         |vpiActual:
         \_logic_net: (rd_cntr_rst), line:308, parent:work@spu_mast
           |vpiName:rd_cntr_rst
           |vpiFullName:work@spu_mast.rd_cntr_rst
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:rd_cntr_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:316
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:rd_cntr_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:316
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:rd_cntr_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:316
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:rd_cntr_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:316
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiModule:
   \_module: work@spu_mast::dffre_s (start_stop_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:319, parent:work@spu_mast
     |vpiDefName:work@spu_mast::dffre_s
     |vpiName:start_stop_ff
     |vpiFullName:work@spu_mast.start_stop_ff
     |vpiPort:
     \_port: (din), parent:start_stop_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:320
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:start_stop_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (start_set), line:321
         |vpiName:start_set
         |vpiActual:
         \_logic_net: (start_set), line:83, parent:work@spu_mast
           |vpiName:start_set
           |vpiFullName:work@spu_mast.start_set
           |vpiNetType:1
     |vpiPort:
     \_port: (en), parent:start_stop_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (start_stop), line:322
         |vpiName:start_stop
         |vpiActual:
         \_logic_net: (start_stop), line:171, parent:work@spu_mast
           |vpiName:start_stop
           |vpiFullName:work@spu_mast.start_stop
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:start_stop_ff
       |vpiName:rst
       |vpiHighConn:
       \_operation: , line:323
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:323
           |vpiName:state_reset
         |vpiOperand:
         \_ref_obj: (streq_ack_dly), line:323
           |vpiName:streq_ack_dly
     |vpiPort:
     \_port: (clk), parent:start_stop_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:323
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:52, parent:work@spu_mast
     |vpiPort:
     \_port: (se), parent:start_stop_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:323
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:50, parent:work@spu_mast
     |vpiPort:
     \_port: (si), parent:start_stop_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:323
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:start_stop_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:323
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mast (work@spu_mast), file:<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>, line:27
   |vpiNet:
   \_logic_net: (spu_mast_st_done), line:79, parent:work@spu_mast
     |vpiName:spu_mast_st_done
     |vpiFullName:work@spu_mast.spu_mast_st_done
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain), line:79, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (ok_to_signal_cmplt), line:81, parent:work@spu_mast
     |vpiName:ok_to_signal_cmplt
     |vpiFullName:work@spu_mast.ok_to_signal_cmplt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (start_set), line:83, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_allow_rdmem), line:84, parent:work@spu_mast
     |vpiName:spu_mast_allow_rdmem
     |vpiFullName:work@spu_mast.spu_mast_allow_rdmem
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rd_cntr_add), line:86, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (rd_cntr_q), line:86, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (tr2laststreq_frm_wait4stdrain), line:88, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (local_kill_abort), line:90, parent:work@spu_mast
     |vpiName:local_kill_abort
     |vpiFullName:work@spu_mast.local_kill_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (streq_ack_dly), line:92, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_done_wen), line:103, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_done_rst), line:104, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_done_set_q), line:106, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_done_wen_dly), line:126, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (state_reset), line:147, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (start_stop), line:171, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_idle), line:193, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (dly_tr2rdmem_frm_idle), line:197, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (tr2laststreq_frm_wait4stdrain_dly), line:234, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly), line:249, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly2), line:255, parent:work@spu_mast
     |vpiName:cur_rdmem_state_dly2
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cur_rdmem_state_dly3), line:255, parent:work@spu_mast
     |vpiName:cur_rdmem_state_dly3
     |vpiFullName:work@spu_mast.cur_rdmem_state_dly3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain_dly), line:286, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (tr2rdmem_frm_wait4stdrain_dly2), line:292, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (rd_cntr_en), line:306, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (rd_cntr_rst), line:308, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_maaddr_addrinc), line:30, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_memren), line:31, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_stbuf_wen), line:32, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_mpa_addrinc), line:33, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_streq), line:34, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mast_done_set), line:36, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:39, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (mactl_stop), line:40, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (streq_ack), line:41, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (len_neqz), line:42, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_wen_allma_stacks_ok), line:44, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mactl_perr_set), line:46, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:48, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (se), line:50, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (reset), line:51, parent:work@spu_mast
   |vpiNet:
   \_logic_net: (rclk), line:52, parent:work@spu_mast
Object: \work_spu_mast of type 3000
Object: \work_spu_mast of type 32
Object: \spu_mast_maaddr_addrinc of type 44
Object: \spu_mast_memren of type 44
Object: \spu_mast_stbuf_wen of type 44
Object: \spu_mast_mpa_addrinc of type 44
Object: \spu_mast_streq of type 44
Object: \spu_mast_done_set of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \mactl_stop of type 44
Object: \streq_ack of type 44
Object: \len_neqz of type 44
Object: \spu_wen_allma_stacks_ok of type 44
Object: \spu_mactl_perr_set of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object: \streq_ack_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_mast_done_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_mast_done_wen_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_mast_done_stack_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \idle_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rdmem_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wait4stdrain_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \laststreq_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dly_tr2rdmem_frm_idle_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \tr2laststreq_frm_wait4stdrain_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \cur_rdmem_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \cur_rdmem_state_dly_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \tr2rdmem_frm_wait4stdrain_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \tr2rdmem_frm_wait4stdrain_dly_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rd_cntr_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \start_stop_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_mast_st_done of type 36
Object: \tr2rdmem_frm_wait4stdrain of type 36
Object: \ok_to_signal_cmplt of type 36
Object: \start_set of type 36
Object: \spu_mast_allow_rdmem of type 36
Object: \rd_cntr_add of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_cntr_q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \tr2laststreq_frm_wait4stdrain of type 36
Object: \local_kill_abort of type 36
Object: \streq_ack_dly of type 36
Object: \spu_mast_done_wen of type 36
Object: \spu_mast_done_rst of type 36
Object: \spu_mast_done_set_q of type 36
Object: \spu_mast_done_wen_dly of type 36
Object: \state_reset of type 36
Object: \start_stop of type 36
Object: \tr2rdmem_frm_idle of type 36
Object: \dly_tr2rdmem_frm_idle of type 36
Object: \tr2laststreq_frm_wait4stdrain_dly of type 36
Object: \cur_rdmem_state_dly of type 36
Object: \cur_rdmem_state_dly2 of type 36
Object: \cur_rdmem_state_dly3 of type 36
Object: \tr2rdmem_frm_wait4stdrain_dly of type 36
Object: \tr2rdmem_frm_wait4stdrain_dly2 of type 36
Object: \rd_cntr_en of type 36
Object: \rd_cntr_rst of type 36
Object: \spu_mast_maaddr_addrinc of type 36
Object: \spu_mast_memren of type 36
Object: \spu_mast_stbuf_wen of type 36
Object: \spu_mast_mpa_addrinc of type 36
Object: \spu_mast_streq of type 36
Object: \spu_mast_done_set of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \mactl_stop of type 36
Object: \streq_ack of type 36
Object: \len_neqz of type 36
Object: \spu_wen_allma_stacks_ok of type 36
Object: \spu_mactl_perr_set of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \work_spu_mast of type 32
Object: \spu_mast_maaddr_addrinc of type 44
Object: \spu_mast_memren of type 44
Object: \spu_mast_stbuf_wen of type 44
Object: \spu_mast_mpa_addrinc of type 44
Object: \spu_mast_streq of type 44
Object: \spu_mast_done_set of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \mactl_stop of type 44
Object: \streq_ack of type 44
Object: \len_neqz of type 44
Object: \spu_wen_allma_stacks_ok of type 44
Object: \spu_mactl_perr_set of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object:  of type 8
Object: \spu_mast_done_wen of type 608
Object:  of type 39
Object:  of type 39
Object: \spu_mast_st_done of type 608
Object: \local_kill_abort of type 608
Object: \mactl_stop of type 608
Object:  of type 8
Object: \spu_mast_done_rst of type 608
Object:  of type 39
Object: \reset of type 608
Object: \spu_mactl_iss_pulse_dly of type 608
Object:  of type 8
Object: \spu_mast_done_set of type 608
Object:  of type 39
Object: \spu_mast_done_set_q of type 608
Object: \ok_to_signal_cmplt of type 608
Object:  of type 8
Object: \ok_to_signal_cmplt of type 608
Object:  of type 39
Object: \spu_wen_allma_stacks_ok of type 608
Object: \spu_mast_done_set_stack of type 608
Object:  of type 8
Object: \state_reset of type 608
Object:  of type 39
Object: \reset of type 608
Object: \local_kill_abort of type 608
Object:  of type 8
Object: \start_stop of type 608
Object:  of type 39
Object: \spu_mactl_iss_pulse_dly of type 608
Object: \mactl_stop of type 608
Object:  of type 8
Object: \spu_mast_st_done of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_wait4stdrain_state of type 608
Object:  of type 39
Object: \len_neqz of type 608
Object: \rd_cntr_q of type 106
Object:  of type 7
Object: \cur_laststreq_state of type 608
Object: \streq_ack of type 608
Object:  of type 8
Object: \nxt_idle_state of type 608
Object:  of type 39
Object:  of type 39
Object: \state_reset of type 608
Object: \spu_mast_st_done of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object:  of type 39
Object: \start_stop of type 608
Object:  of type 8
Object: \tr2rdmem_frm_idle of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object: \start_stop of type 608
Object:  of type 8
Object: \tr2rdmem_frm_wait4stdrain of type 608
Object:  of type 39
Object:  of type 39
Object: \cur_wait4stdrain_state of type 608
Object:  of type 39
Object: \streq_ack of type 608
Object: \spu_mast_allow_rdmem of type 608
Object: \len_neqz of type 608
Object:  of type 8
Object: \nxt_rdmem_state of type 608
Object:  of type 39
Object: \dly_tr2rdmem_frm_idle of type 608
Object: \tr2rdmem_frm_wait4stdrain of type 608
Object:  of type 8
Object: \nxt_wait4stdrain_state of type 608
Object:  of type 39
Object: \cur_rdmem_state of type 608
Object:  of type 39
Object: \cur_wait4stdrain_state of type 608
Object:  of type 39
Object:  of type 39
Object: \streq_ack of type 608
Object:  of type 39
Object: \spu_mast_allow_rdmem of type 608
Object: \len_neqz of type 608
Object:  of type 8
Object: \tr2laststreq_frm_wait4stdrain of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_wait4stdrain_state of type 608
Object: \streq_ack of type 608
Object:  of type 39
Object: \len_neqz of type 608
Object:  of type 39
Object: \rd_cntr_q of type 106
Object:  of type 7
Object:  of type 8
Object: \nxt_laststreq_state of type 608
Object:  of type 39
Object: \tr2laststreq_frm_wait4stdrain of type 608
Object:  of type 39
Object: \cur_laststreq_state of type 608
Object:  of type 39
Object: \streq_ack of type 608
Object:  of type 8
Object: \spu_mast_maaddr_addrinc of type 608
Object: \cur_rdmem_state of type 608
Object:  of type 8
Object: \spu_mast_memren of type 608
Object:  of type 39
Object: \cur_rdmem_state of type 608
Object:  of type 39
Object: \local_kill_abort of type 608
Object:  of type 8
Object: \spu_mast_stbuf_wen of type 608
Object: \cur_rdmem_state_dly of type 608
Object:  of type 8
Object: \spu_mast_streq of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_rdmem_state_dly3 of type 608
Object: \start_set of type 608
Object:  of type 39
Object: \rd_cntr_q of type 106
Object:  of type 7
Object:  of type 39
Object: \streq_ack_dly of type 608
Object: \len_neqz of type 608
Object: \tr2laststreq_frm_wait4stdrain_dly of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object:  of type 39
Object: \spu_mactl_perr_set of type 608
Object:  of type 39
Object: \spu_mactl_stxa_force_abort of type 608
Object:  of type 8
Object: \local_kill_abort of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_rdmem_state_dly3 of type 608
Object: \start_set of type 608
Object:  of type 39
Object: \rd_cntr_q of type 106
Object:  of type 7
Object:  of type 39
Object: \streq_ack_dly of type 608
Object: \len_neqz of type 608
Object: \tr2laststreq_frm_wait4stdrain_dly of type 608
Object:  of type 39
Object: \spu_mactl_perr_set of type 608
Object: \spu_mactl_stxa_force_abort of type 608
Object:  of type 8
Object: \spu_mast_mpa_addrinc of type 608
Object: \tr2rdmem_frm_wait4stdrain_dly2 of type 608
Object:  of type 8
Object: \rd_cntr_en of type 608
Object: \cur_rdmem_state of type 608
Object:  of type 8
Object: \rd_cntr_rst of type 608
Object:  of type 39
Object:  of type 39
Object: \state_reset of type 608
Object: \streq_ack_dly of type 608
Object: \start_stop of type 608
Object:  of type 8
Object:  of type 42
Object: \rd_cntr_add of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \rd_cntr_q of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \spu_mast_allow_rdmem of type 608
Object:  of type 39
Object:  of type 39
Object: \start_set of type 608
Object:  of type 39
Object: \rd_cntr_q of type 106
Object:  of type 7
Object: \cur_rdmem_state_dly3 of type 608
Object: \spu_mast_st_done of type 36
Object: \tr2rdmem_frm_wait4stdrain of type 36
Object: \ok_to_signal_cmplt of type 36
Object: \start_set of type 36
Object: \spu_mast_allow_rdmem of type 36
Object: \rd_cntr_add of type 36
Object: \rd_cntr_q of type 36
Object: \tr2laststreq_frm_wait4stdrain of type 36
Object: \local_kill_abort of type 36
Object: \streq_ack_dly of type 36
Object: \spu_mast_done_wen of type 36
Object: \spu_mast_done_rst of type 36
Object: \spu_mast_done_set_q of type 36
Object: \spu_mast_done_wen_dly of type 36
Object: \state_reset of type 36
Object: \start_stop of type 36
Object: \tr2rdmem_frm_idle of type 36
Object: \dly_tr2rdmem_frm_idle of type 36
Object: \tr2laststreq_frm_wait4stdrain_dly of type 36
Object: \cur_rdmem_state_dly of type 36
Object: \cur_rdmem_state_dly2 of type 36
Object: \cur_rdmem_state_dly3 of type 36
Object: \tr2rdmem_frm_wait4stdrain_dly of type 36
Object: \tr2rdmem_frm_wait4stdrain_dly2 of type 36
Object: \rd_cntr_en of type 36
Object: \rd_cntr_rst of type 36
Object: \spu_mast_maaddr_addrinc of type 36
Object: \spu_mast_memren of type 36
Object: \spu_mast_stbuf_wen of type 36
Object: \spu_mast_mpa_addrinc of type 36
Object: \spu_mast_streq of type 36
Object: \spu_mast_done_set of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \mactl_stop of type 36
Object: \streq_ack of type 36
Object: \len_neqz of type 36
Object: \spu_wen_allma_stacks_ok of type 36
Object: \spu_mactl_perr_set of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_mast&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32eeda0] str=&#39;\work_spu_mast&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_mast.v:30</a>.0-30.0&gt; [0x32eefe0] str=&#39;\spu_mast_maaddr_addrinc&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_mast.v:31</a>.0-31.0&gt; [0x32ef360] str=&#39;\spu_mast_memren&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mast.v:32</a>.0-32.0&gt; [0x32ef530] str=&#39;\spu_mast_stbuf_wen&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mast.v:33</a>.0-33.0&gt; [0x32ef6e0] str=&#39;\spu_mast_mpa_addrinc&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mast.v:34</a>.0-34.0&gt; [0x32ef870] str=&#39;\spu_mast_streq&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mast.v:36</a>.0-36.0&gt; [0x32efa20] str=&#39;\spu_mast_done_set&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_mast.v:39</a>.0-39.0&gt; [0x32efc20] str=&#39;\spu_mactl_iss_pulse_dly&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mast.v:40</a>.0-40.0&gt; [0x32efdd0] str=&#39;\mactl_stop&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-41" target="file-frame">third_party/tests/utd-sv/spu_mast.v:41</a>.0-41.0&gt; [0x32eff80] str=&#39;\streq_ack&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-42" target="file-frame">third_party/tests/utd-sv/spu_mast.v:42</a>.0-42.0&gt; [0x32f01c0] str=&#39;\len_neqz&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mast.v:44</a>.0-44.0&gt; [0x32f0320] str=&#39;\spu_wen_allma_stacks_ok&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mast.v:46</a>.0-46.0&gt; [0x32f04d0] str=&#39;\spu_mactl_perr_set&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mast.v:48</a>.0-48.0&gt; [0x32f0680] str=&#39;\spu_mactl_stxa_force_abort&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-50" target="file-frame">third_party/tests/utd-sv/spu_mast.v:50</a>.0-50.0&gt; [0x32f0830] str=&#39;\se&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mast.v:51</a>.0-51.0&gt; [0x32f09e0] str=&#39;\reset&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_mast.v:52</a>.0-52.0&gt; [0x32f0b90] str=&#39;\rclk&#39; input port=16
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f0d40] str=&#39;\streq_ack_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1780] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f18e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1a00] str=&#39;\streq_ack&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1c00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1d20] str=&#39;\streq_ack_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1f00] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2020] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2220] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2340] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2590] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f26b0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f28b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f29d0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f2cc0] str=&#39;\spu_mast_done_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3920] str=&#39;\work_spu_mast::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3a60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3b80]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3d80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3ea0] str=&#39;\spu_mast_done_set_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4080] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f41a0] str=&#39;\spu_mast_done_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f43a0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f44c0] str=&#39;\spu_mast_done_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4710] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4a30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4b50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4d50] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4e70] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f5070] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f5190] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5320] str=&#39;\spu_mast_done_wen_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5490] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f55f0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5710] str=&#39;\spu_mast_done_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5910] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5a30] str=&#39;\spu_mast_done_wen_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5c10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5d30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5f30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f6050] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f62a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f63c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f65c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f66e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f68c0] str=&#39;\spu_mast_done_stack_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f6a30] str=&#39;\work_spu_mast::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6b90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6cb0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6eb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6fd0] str=&#39;\spu_mast_done_set_stack&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f71b0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f72d0] str=&#39;\spu_mast_done_wen_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f74d0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f75f0] str=&#39;\spu_mast_done_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7840] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7960] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7b60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7c80] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7e80] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7fa0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f81a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f82c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f84e0] str=&#39;\idle_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8650] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f87b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f88d0] str=&#39;\nxt_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8ad0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8bf0] str=&#39;\cur_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8dd0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8ef0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f90f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9210] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9460] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9580] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9780] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f98a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32f9a80] str=&#39;\rdmem_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa5c0] str=&#39;\work_spu_mast::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fa6e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fa800] str=&#39;\nxt_rdmem_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32faa00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fab20] str=&#39;\cur_rdmem_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fad00] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fae20] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb020] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb140] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb390] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb4b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb6b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb7d0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb9d0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fbaf0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fbcd0] str=&#39;\wait4stdrain_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fbe40] str=&#39;\work_spu_mast::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fbfa0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc0c0] str=&#39;\nxt_wait4stdrain_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc2c0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc3e0] str=&#39;\cur_wait4stdrain_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc5c0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc6e0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc8e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fca00] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcc50] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcd70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcf70] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd090] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd290] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd3b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd590] str=&#39;\laststreq_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd700] str=&#39;\work_spu_mast::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd860] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd980] str=&#39;\nxt_laststreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdb80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdca0] str=&#39;\cur_laststreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fde80] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdfa0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe1a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe2c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe510] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe630] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe830] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe950] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32feb50] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fec70] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32fee50] str=&#39;\dly_tr2rdmem_frm_idle_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fefc0] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff120] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff240] str=&#39;\tr2rdmem_frm_idle&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff440] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff560] str=&#39;\dly_tr2rdmem_frm_idle&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff740] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff860] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffa60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffb80] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffdd0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffef0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x33000f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x3300210] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33003f0] str=&#39;\tr2laststreq_frm_wait4stdrain_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33005b0] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300710] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300830] str=&#39;\tr2laststreq_frm_wait4stdrain&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300a30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300ba0] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300d80] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300ea0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301050] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301170] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33013c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33014e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33016e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301800] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x33019e0] str=&#39;\cur_rdmem_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301b00] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3325e10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3325f30] str=&#39;\cur_rdmem_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326130] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326250] str=&#39;\cur_rdmem_state_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326430] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326550] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326750] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326870] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326ac0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326be0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326de0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326f00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33270e0] str=&#39;\cur_rdmem_state_dly_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3327200] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327320] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327440]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327560] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327680]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33277a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33278c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33279e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327b00] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327c20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327d40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327e60] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327f80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33280a0] str=&#39;\tr2rdmem_frm_wait4stdrain_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33281c0] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33282e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328400] str=&#39;\tr2rdmem_frm_wait4stdrain&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328520] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328640] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328760] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328880] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33289a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328ac0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328c30] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328d50] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328f10] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3329030] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33291f0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3329360] str=&#39;\work_spu_mast::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329480] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33295a0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33296c0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33297e0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329950] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329a70] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329c30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329d50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329f60] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a080] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a240] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a360] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a520] str=&#39;\rd_cntr_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x332a640] str=&#39;\work_spu_mast::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a760] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a880] str=&#39;\rd_cntr_add&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a9a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332aac0] str=&#39;\rd_cntr_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332abe0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332ad50] str=&#39;\rd_cntr_en&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332af10] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b030] str=&#39;\rd_cntr_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b240] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b360] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b520] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b640] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b800] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b920] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332bae0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332bc00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332be00] str=&#39;\start_stop_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x332bf20] str=&#39;\work_spu_mast::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c040] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c160]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c280] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c3a0] str=&#39;\start_set&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c510] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c630] str=&#39;\start_stop&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c7f0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cb20] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cc40] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332ce00] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cf20] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d0e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d200] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d3c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d4e0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-79" target="file-frame">third_party/tests/utd-sv/spu_mast.v:79</a>.0-79.0&gt; [0x332d6e0] str=&#39;\spu_mast_st_done&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-79" target="file-frame">third_party/tests/utd-sv/spu_mast.v:79</a>.0-79.0&gt; [0x332da60] str=&#39;\tr2rdmem_frm_wait4stdrain&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-81" target="file-frame">third_party/tests/utd-sv/spu_mast.v:81</a>.0-81.0&gt; [0x332db80] str=&#39;\ok_to_signal_cmplt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-83" target="file-frame">third_party/tests/utd-sv/spu_mast.v:83</a>.0-83.0&gt; [0x332dca0] str=&#39;\start_set&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-84" target="file-frame">third_party/tests/utd-sv/spu_mast.v:84</a>.0-84.0&gt; [0x332ddc0] str=&#39;\spu_mast_allow_rdmem&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332df30] str=&#39;\rd_cntr_add&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e050]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e330] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e4a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e1c0] str=&#39;\rd_cntr_q&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e610]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e8f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332ea60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_mast.v:88</a>.0-88.0&gt; [0x332e780] str=&#39;\tr2laststreq_frm_wait4stdrain&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-90" target="file-frame">third_party/tests/utd-sv/spu_mast.v:90</a>.0-90.0&gt; [0x332ec20] str=&#39;\local_kill_abort&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-92" target="file-frame">third_party/tests/utd-sv/spu_mast.v:92</a>.0-92.0&gt; [0x332ed90] str=&#39;\streq_ack_dly&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x332ef00] str=&#39;\spu_mast_done_wen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x332f070] str=&#39;\spu_mast_done_rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-106" target="file-frame">third_party/tests/utd-sv/spu_mast.v:106</a>.0-106.0&gt; [0x332f1e0] str=&#39;\spu_mast_done_set_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-126" target="file-frame">third_party/tests/utd-sv/spu_mast.v:126</a>.0-126.0&gt; [0x332f350] str=&#39;\spu_mast_done_wen_dly&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x332f4c0] str=&#39;\state_reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x332f630] str=&#39;\start_stop&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x332f7a0] str=&#39;\tr2rdmem_frm_idle&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mast.v:197</a>.0-197.0&gt; [0x332f910] str=&#39;\dly_tr2rdmem_frm_idle&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_mast.v:234</a>.0-234.0&gt; [0x332fa80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_mast.v:249</a>.0-249.0&gt; [0x332fc40] str=&#39;\cur_rdmem_state_dly&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-255" target="file-frame">third_party/tests/utd-sv/spu_mast.v:255</a>.0-255.0&gt; [0x332fd60] str=&#39;\cur_rdmem_state_dly2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-255" target="file-frame">third_party/tests/utd-sv/spu_mast.v:255</a>.0-255.0&gt; [0x332fed0] str=&#39;\cur_rdmem_state_dly3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_mast.v:286</a>.0-286.0&gt; [0x3330040] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-292" target="file-frame">third_party/tests/utd-sv/spu_mast.v:292</a>.0-292.0&gt; [0x33301b0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3330370] str=&#39;\rd_cntr_en&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3330490] str=&#39;\rd_cntr_rst&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330770]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330bc0] str=&#39;\spu_mast_done_wen&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330d50]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330ed0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x33310a0] str=&#39;\spu_mast_st_done&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3331280] str=&#39;\local_kill_abort&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3331410] str=&#39;\mactl_stop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331580]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x33316a0] str=&#39;\spu_mast_done_rst&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331860]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331980] str=&#39;\reset&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331b40] str=&#39;\spu_mactl_iss_pulse_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331cb0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331dd0] str=&#39;\spu_mast_done_set&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331f90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x33320b0] str=&#39;\spu_mast_done_set_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3332290] str=&#39;\ok_to_signal_cmplt&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332420]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332540] str=&#39;\ok_to_signal_cmplt&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332700]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332820] str=&#39;\spu_wen_allma_stacks_ok&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332a00] str=&#39;\spu_mast_done_set_stack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332b90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332cb0] str=&#39;\state_reset&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332e70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332f90] str=&#39;\reset&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3333170] str=&#39;\local_kill_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333300]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333420] str=&#39;\start_stop&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x33335e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333700] str=&#39;\spu_mactl_iss_pulse_dly&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x33338e0] str=&#39;\mactl_stop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-182" target="file-frame">third_party/tests/utd-sv/spu_mast.v:182</a>.0-182.0&gt; [0x3333a70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-182" target="file-frame">third_party/tests/utd-sv/spu_mast.v:182</a>.0-182.0&gt; [0x3333b90] str=&#39;\spu_mast_st_done&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3333d50]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3333e70]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334040]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334210]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x33343e0] str=&#39;\cur_wait4stdrain_state&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x33345c0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334740] str=&#39;\len_neqz&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334920] str=&#39;\rd_cntr_q&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334a40]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334bb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-185" target="file-frame">third_party/tests/utd-sv/spu_mast.v:185</a>.0-185.0&gt; [0x3334d70] str=&#39;\cur_laststreq_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-185" target="file-frame">third_party/tests/utd-sv/spu_mast.v:185</a>.0-185.0&gt; [0x3334ee0] str=&#39;\streq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x332d850]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x3335410] str=&#39;\nxt_idle_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x3335530]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335650]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335770] str=&#39;\state_reset&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335890] str=&#39;\spu_mast_st_done&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x33359b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335ad0] str=&#39;\cur_idle_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335bf0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335d10] str=&#39;\start_stop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3335e30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3335f50] str=&#39;\tr2rdmem_frm_idle&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3336070]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3336190] str=&#39;\cur_idle_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x33362b0] str=&#39;\start_stop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33363d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33364f0] str=&#39;\tr2rdmem_frm_wait4stdrain&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x3336660]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x3336780]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33368f0] str=&#39;\cur_wait4stdrain_state&#39;
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336ab0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336bd0] str=&#39;\streq_ack&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336d90] str=&#39;\spu_mast_allow_rdmem&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mast.v:209</a>.0-209.0&gt; [0x3336f00] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337070]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337190] str=&#39;\nxt_rdmem_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337350]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_mast.v:212</a>.0-212.0&gt; [0x3337470] str=&#39;\dly_tr2rdmem_frm_idle&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-213" target="file-frame">third_party/tests/utd-sv/spu_mast.v:213</a>.0-213.0&gt; [0x3337630] str=&#39;\tr2rdmem_frm_wait4stdrain&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x33377a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x33378c0] str=&#39;\nxt_wait4stdrain_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x3337a80]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-219" target="file-frame">third_party/tests/utd-sv/spu_mast.v:219</a>.0-219.0&gt; [0x3337ba0] str=&#39;\cur_rdmem_state&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3337d60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3337e80] str=&#39;\cur_wait4stdrain_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338040]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x33381c0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338390] str=&#39;\streq_ack&#39;
                AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338570]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x33386f0] str=&#39;\spu_mast_allow_rdmem&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mast.v:221</a>.0-221.0&gt; [0x33388d0] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338a60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338b80] str=&#39;\tr2laststreq_frm_wait4stdrain&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338d40]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338e60]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338fd0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339140] str=&#39;\cur_wait4stdrain_state&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339300] str=&#39;\streq_ack&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339470]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339590] str=&#39;\len_neqz&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339750]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339870] str=&#39;\rd_cntr_q&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x33399e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339b50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x3339d30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x3339e50] str=&#39;\nxt_laststreq_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x333a010]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-231" target="file-frame">third_party/tests/utd-sv/spu_mast.v:231</a>.0-231.0&gt; [0x333a130] str=&#39;\tr2laststreq_frm_wait4stdrain&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a2f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a430] str=&#39;\cur_laststreq_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a610]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a790] str=&#39;\streq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333a970]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333aa90] str=&#39;\spu_mast_maaddr_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333ac50] str=&#39;\cur_rdmem_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333adc0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333aee0] str=&#39;\spu_mast_memren&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b0a0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b1c0] str=&#39;\cur_rdmem_state&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b380]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b4a0] str=&#39;\local_kill_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b680]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b7a0] str=&#39;\spu_mast_stbuf_wen&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b960] str=&#39;\cur_rdmem_state_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bad0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bbf0] str=&#39;\spu_mast_streq&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bdb0]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bed0]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c080]
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c250]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c420]
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c5f0]
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c7c0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c990] str=&#39;\cur_rdmem_state_dly3&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cc60] str=&#39;\start_set&#39;
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cdf0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cf10] str=&#39;\rd_cntr_q&#39;
                        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333d240]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333d400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d630]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d750] str=&#39;\streq_ack_dly&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d910] str=&#39;\len_neqz&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-272" target="file-frame">third_party/tests/utd-sv/spu_mast.v:272</a>.0-272.0&gt; [0x333da80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39;
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dc40]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dd60] str=&#39;\cur_idle_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333ded0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dff0] str=&#39;\spu_mactl_perr_set&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_mast.v:274</a>.0-274.0&gt; [0x333e1b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_mast.v:274</a>.0-274.0&gt; [0x333e2d0] str=&#39;\spu_mactl_stxa_force_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e490]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e5b0] str=&#39;\local_kill_abort&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e770]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e890]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333ea00]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333eb70]
                AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333ece0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333eeb0] str=&#39;\cur_rdmem_state_dly3&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f090] str=&#39;\start_set&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f220]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f340] str=&#39;\rd_cntr_q&#39;
                    AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f4f0]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f680] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333f880]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333f9a0] str=&#39;\streq_ack_dly&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333fb60] str=&#39;\len_neqz&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-282" target="file-frame">third_party/tests/utd-sv/spu_mast.v:282</a>.0-282.0&gt; [0x333fcd0] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39;
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x333fe90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x333ffb0] str=&#39;\spu_mactl_perr_set&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x3340120] str=&#39;\spu_mactl_stxa_force_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x3340290]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x33403b0] str=&#39;\spu_mast_mpa_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x3340570] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3340730]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3340850] str=&#39;\rd_cntr_en&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x33409c0] str=&#39;\cur_rdmem_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340b30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340c50] str=&#39;\rd_cntr_rst&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340e10]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340f30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x33410a0] str=&#39;\state_reset&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3341260] str=&#39;\streq_ack_dly&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x33413d0] str=&#39;\start_stop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341540]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341660] str=&#39;\rd_cntr_add&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x33417d0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341ab0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341c20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341940]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341dd0] str=&#39;\rd_cntr_q&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341f80]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3342280] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3342430] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x33425e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342110]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342790] str=&#39;\spu_mast_allow_rdmem&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342950]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342a70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342c20] str=&#39;\start_set&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342e00]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x333d0c0] str=&#39;\rd_cntr_q&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342f80]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x33430a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x33431c0] str=&#39;\cur_rdmem_state_dly3&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\spu_mast_done_set&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0.
Warning: reg &#39;\spu_mast_maaddr_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0.
Warning: reg &#39;\spu_mast_memren&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0.
Warning: reg &#39;\spu_mast_stbuf_wen&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0.
Warning: reg &#39;\spu_mast_streq&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0.
Warning: reg &#39;\spu_mast_mpa_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32eeda0] str=&#39;\work_spu_mast&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_mast.v:30</a>.0-30.0&gt; [0x32eefe0] str=&#39;\spu_mast_maaddr_addrinc&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_mast.v:31</a>.0-31.0&gt; [0x32ef360] str=&#39;\spu_mast_memren&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mast.v:32</a>.0-32.0&gt; [0x32ef530] str=&#39;\spu_mast_stbuf_wen&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mast.v:33</a>.0-33.0&gt; [0x32ef6e0] str=&#39;\spu_mast_mpa_addrinc&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mast.v:34</a>.0-34.0&gt; [0x32ef870] str=&#39;\spu_mast_streq&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mast.v:36</a>.0-36.0&gt; [0x32efa20] str=&#39;\spu_mast_done_set&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_mast.v:39</a>.0-39.0&gt; [0x32efc20] str=&#39;\spu_mactl_iss_pulse_dly&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mast.v:40</a>.0-40.0&gt; [0x32efdd0] str=&#39;\mactl_stop&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-41" target="file-frame">third_party/tests/utd-sv/spu_mast.v:41</a>.0-41.0&gt; [0x32eff80] str=&#39;\streq_ack&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-42" target="file-frame">third_party/tests/utd-sv/spu_mast.v:42</a>.0-42.0&gt; [0x32f01c0] str=&#39;\len_neqz&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mast.v:44</a>.0-44.0&gt; [0x32f0320] str=&#39;\spu_wen_allma_stacks_ok&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mast.v:46</a>.0-46.0&gt; [0x32f04d0] str=&#39;\spu_mactl_perr_set&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mast.v:48</a>.0-48.0&gt; [0x32f0680] str=&#39;\spu_mactl_stxa_force_abort&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-50" target="file-frame">third_party/tests/utd-sv/spu_mast.v:50</a>.0-50.0&gt; [0x32f0830] str=&#39;\se&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mast.v:51</a>.0-51.0&gt; [0x32f09e0] str=&#39;\reset&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_mast.v:52</a>.0-52.0&gt; [0x32f0b90] str=&#39;\rclk&#39; input basic_prep port=16 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f0d40] str=&#39;\streq_ack_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1780] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f18e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1a00 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1c00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1d20 -&gt; 0x332ed90] str=&#39;\streq_ack_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f1f00] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2020 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2220] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2340 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f2590] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f26b0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f28b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>.0-93.0&gt; [0x32f29d0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f2cc0] str=&#39;\spu_mast_done_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3920] str=&#39;\work_spu_mast::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3a60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3b80 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3d80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f3ea0 -&gt; 0x332f1e0] str=&#39;\spu_mast_done_set_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4080] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f41a0 -&gt; 0x332ef00] str=&#39;\spu_mast_done_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f43a0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f44c0 -&gt; 0x332f070] str=&#39;\spu_mast_done_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4710] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4830 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4a30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4b50 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4d50] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f4e70 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f5070] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>.0-108.0&gt; [0x32f5190 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5320] str=&#39;\spu_mast_done_wen_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f5490] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f55f0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5710 -&gt; 0x332ef00] str=&#39;\spu_mast_done_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5910] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5a30 -&gt; 0x332f350] str=&#39;\spu_mast_done_wen_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5c10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5d30 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f5f30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f6050 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f62a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f63c0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f65c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_mast.v:127</a>.0-127.0&gt; [0x32f66e0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f68c0] str=&#39;\spu_mast_done_stack_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f6a30] str=&#39;\work_spu_mast::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6b90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6cb0 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6eb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f6fd0 -&gt; 0x33a1cd0] str=&#39;\spu_mast_done_set_stack&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f71b0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f72d0 -&gt; 0x332f350] str=&#39;\spu_mast_done_wen_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f74d0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f75f0 -&gt; 0x332f070] str=&#39;\spu_mast_done_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7840] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7960 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7b60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7c80 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7e80] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f7fa0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f81a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>.0-132.0&gt; [0x32f82c0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f84e0] str=&#39;\idle_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f8650] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f87b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f88d0 -&gt; 0x33a1df0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8ad0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8bf0 -&gt; 0x33a1f10] str=&#39;\cur_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8dd0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f8ef0 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f90f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9210 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9460] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9580 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f9780] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>.0-149.0&gt; [0x32f98a0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32f9a80] str=&#39;\rdmem_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa5c0] str=&#39;\work_spu_mast::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fa6e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fa800 -&gt; 0x33a2030] str=&#39;\nxt_rdmem_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32faa00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fab20 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fad00] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fae20 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb020] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb140 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb390] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb4b0 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb6b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb7d0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fb9d0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>.0-154.0&gt; [0x32fbaf0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fbcd0] str=&#39;\wait4stdrain_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fbe40] str=&#39;\work_spu_mast::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fbfa0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc0c0 -&gt; 0x33a2270] str=&#39;\nxt_wait4stdrain_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc2c0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc3e0 -&gt; 0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc5c0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc6e0 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fc8e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fca00 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcc50] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcd70 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fcf70] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd090 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd290] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>.0-159.0&gt; [0x32fd3b0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd590] str=&#39;\laststreq_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fd700] str=&#39;\work_spu_mast::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd860] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fd980 -&gt; 0x33a24b0] str=&#39;\nxt_laststreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdb80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdca0 -&gt; 0x33a25d0] str=&#39;\cur_laststreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fde80] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fdfa0 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe1a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe2c0 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe510] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe630 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe830] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fe950 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32feb50] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>.0-164.0&gt; [0x32fec70 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32fee50] str=&#39;\dly_tr2rdmem_frm_idle_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fefc0] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff120] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff240 -&gt; 0x332f7a0] str=&#39;\tr2rdmem_frm_idle&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff440] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff560 -&gt; 0x332f910] str=&#39;\dly_tr2rdmem_frm_idle&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff740] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ff860 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffa60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffb80 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffdd0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x32ffef0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x33000f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_mast.v:198</a>.0-198.0&gt; [0x3300210 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33003f0] str=&#39;\tr2laststreq_frm_wait4stdrain_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33005b0] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300710] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300830 -&gt; 0x332e780] str=&#39;\tr2laststreq_frm_wait4stdrain&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300a30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300ba0 -&gt; 0x332fa80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300d80] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3300ea0 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301050] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301170 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33013c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33014e0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x33016e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-235" target="file-frame">third_party/tests/utd-sv/spu_mast.v:235</a>.0-235.0&gt; [0x3301800 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x33019e0] str=&#39;\cur_rdmem_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3301b00] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3325e10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3325f30 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326130] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326250 -&gt; 0x332fc40] str=&#39;\cur_rdmem_state_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326430] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326550 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326750] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326870 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326ac0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326be0 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326de0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-250" target="file-frame">third_party/tests/utd-sv/spu_mast.v:250</a>.0-250.0&gt; [0x3326f00 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33270e0] str=&#39;\cur_rdmem_state_dly_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3327200] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327320] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327440 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327560] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327680 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33277a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33278c0 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x33279e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327b00 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327c20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327d40 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327e60] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-256" target="file-frame">third_party/tests/utd-sv/spu_mast.v:256</a>.0-256.0&gt; [0x3327f80 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33280a0] str=&#39;\tr2rdmem_frm_wait4stdrain_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33281c0] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33282e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328400 -&gt; 0x332da60] str=&#39;\tr2rdmem_frm_wait4stdrain&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328520] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328640 -&gt; 0x3330040] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328760] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328880 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x33289a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328ac0 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328c30] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328d50 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3328f10] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_mast.v:287</a>.0-287.0&gt; [0x3329030 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33291f0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3329360] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329480] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33295a0 -&gt; 0x3330040] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33296c0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x33297e0 -&gt; 0x33301b0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329950] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329a70 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329c30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329d50 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x3329f60] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a080 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a240] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-293" target="file-frame">third_party/tests/utd-sv/spu_mast.v:293</a>.0-293.0&gt; [0x332a360 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a520] str=&#39;\rd_cntr_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x332a640] str=&#39;\work_spu_mast::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a760] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a880 -&gt; 0x332df30] str=&#39;\rd_cntr_add&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332a9a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332aac0 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332abe0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332ad50 -&gt; 0x3330370] str=&#39;\rd_cntr_en&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332af10] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b030 -&gt; 0x3330490] str=&#39;\rd_cntr_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b240] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b360 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b520] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b640 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b800] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332b920 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332bae0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-312" target="file-frame">third_party/tests/utd-sv/spu_mast.v:312</a>.0-312.0&gt; [0x332bc00 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332be00] str=&#39;\start_stop_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x332bf20] str=&#39;\work_spu_mast::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c040] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c160 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c280] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c3a0 -&gt; 0x332dca0] str=&#39;\start_set&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c510] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c630 -&gt; 0x332f630] str=&#39;\start_stop&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c7f0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332c910 -&gt; 0x33a1bb0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cb20] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cc40 -&gt; 0x32f0b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332ce00] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332cf20 -&gt; 0x32f0830] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d0e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d200 -&gt; 0x33a4120] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d3c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-319" target="file-frame">third_party/tests/utd-sv/spu_mast.v:319</a>.0-319.0&gt; [0x332d4e0 -&gt; 0x33a4240] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-79" target="file-frame">third_party/tests/utd-sv/spu_mast.v:79</a>.0-79.0&gt; [0x332d6e0] str=&#39;\spu_mast_st_done&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-79" target="file-frame">third_party/tests/utd-sv/spu_mast.v:79</a>.0-79.0&gt; [0x332da60] str=&#39;\tr2rdmem_frm_wait4stdrain&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-81" target="file-frame">third_party/tests/utd-sv/spu_mast.v:81</a>.0-81.0&gt; [0x332db80] str=&#39;\ok_to_signal_cmplt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-83" target="file-frame">third_party/tests/utd-sv/spu_mast.v:83</a>.0-83.0&gt; [0x332dca0] str=&#39;\start_set&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-84" target="file-frame">third_party/tests/utd-sv/spu_mast.v:84</a>.0-84.0&gt; [0x332ddc0] str=&#39;\spu_mast_allow_rdmem&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332df30] str=&#39;\rd_cntr_add&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e050] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e330] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e4a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e610] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332e8f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_mast.v:86</a>.0-86.0&gt; [0x332ea60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_mast.v:88</a>.0-88.0&gt; [0x332e780] str=&#39;\tr2laststreq_frm_wait4stdrain&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-90" target="file-frame">third_party/tests/utd-sv/spu_mast.v:90</a>.0-90.0&gt; [0x332ec20] str=&#39;\local_kill_abort&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-92" target="file-frame">third_party/tests/utd-sv/spu_mast.v:92</a>.0-92.0&gt; [0x332ed90] str=&#39;\streq_ack_dly&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x332ef00] str=&#39;\spu_mast_done_wen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x332f070] str=&#39;\spu_mast_done_rst&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-106" target="file-frame">third_party/tests/utd-sv/spu_mast.v:106</a>.0-106.0&gt; [0x332f1e0] str=&#39;\spu_mast_done_set_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-126" target="file-frame">third_party/tests/utd-sv/spu_mast.v:126</a>.0-126.0&gt; [0x332f350] str=&#39;\spu_mast_done_wen_dly&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x332f4c0] str=&#39;\state_reset&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x332f630] str=&#39;\start_stop&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x332f7a0] str=&#39;\tr2rdmem_frm_idle&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mast.v:197</a>.0-197.0&gt; [0x332f910] str=&#39;\dly_tr2rdmem_frm_idle&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_mast.v:234</a>.0-234.0&gt; [0x332fa80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_mast.v:249</a>.0-249.0&gt; [0x332fc40] str=&#39;\cur_rdmem_state_dly&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-255" target="file-frame">third_party/tests/utd-sv/spu_mast.v:255</a>.0-255.0&gt; [0x332fd60] str=&#39;\cur_rdmem_state_dly2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-255" target="file-frame">third_party/tests/utd-sv/spu_mast.v:255</a>.0-255.0&gt; [0x332fed0] str=&#39;\cur_rdmem_state_dly3&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_mast.v:286</a>.0-286.0&gt; [0x3330040] str=&#39;\tr2rdmem_frm_wait4stdrain_dly&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-292" target="file-frame">third_party/tests/utd-sv/spu_mast.v:292</a>.0-292.0&gt; [0x33301b0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3330370] str=&#39;\rd_cntr_en&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3330490] str=&#39;\rd_cntr_rst&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330770] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330bc0 -&gt; 0x332ef00] str=&#39;\spu_mast_done_wen&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330d50] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3330ed0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x33310a0 -&gt; 0x332d6e0] str=&#39;\spu_mast_st_done&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3331280 -&gt; 0x332ec20] str=&#39;\local_kill_abort&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_mast.v:103</a>.0-103.0&gt; [0x3331410 -&gt; 0x32efdd0] str=&#39;\mactl_stop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331580] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x33316a0 -&gt; 0x332f070] str=&#39;\spu_mast_done_rst&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331860] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331980 -&gt; 0x32f09e0] str=&#39;\reset&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mast.v:104</a>.0-104.0&gt; [0x3331b40 -&gt; 0x32efc20] str=&#39;\spu_mactl_iss_pulse_dly&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331cb0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331dd0 -&gt; 0x32efa20] str=&#39;\spu_mast_done_set&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3331f90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x33320b0 -&gt; 0x332f1e0] str=&#39;\spu_mast_done_set_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_mast.v:114</a>.0-114.0&gt; [0x3332290 -&gt; 0x332db80] str=&#39;\ok_to_signal_cmplt&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332420] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332540 -&gt; 0x332db80] str=&#39;\ok_to_signal_cmplt&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332700] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332820 -&gt; 0x32f0320] str=&#39;\spu_wen_allma_stacks_ok&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mast.v:138</a>.0-138.0&gt; [0x3332a00 -&gt; 0x33a1cd0] str=&#39;\spu_mast_done_set_stack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332b90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332cb0 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332e70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3332f90 -&gt; 0x32f09e0] str=&#39;\reset&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_mast.v:147</a>.0-147.0&gt; [0x3333170 -&gt; 0x332ec20] str=&#39;\local_kill_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333300] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333420 -&gt; 0x332f630] str=&#39;\start_stop&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x33335e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x3333700 -&gt; 0x32efc20] str=&#39;\spu_mactl_iss_pulse_dly&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_mast.v:171</a>.0-171.0&gt; [0x33338e0 -&gt; 0x32efdd0] str=&#39;\mactl_stop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-182" target="file-frame">third_party/tests/utd-sv/spu_mast.v:182</a>.0-182.0&gt; [0x3333a70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-182" target="file-frame">third_party/tests/utd-sv/spu_mast.v:182</a>.0-182.0&gt; [0x3333b90 -&gt; 0x332d6e0] str=&#39;\spu_mast_st_done&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3333d50] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3333e70] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334040] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334210] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x33343e0 -&gt; 0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x33345c0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334740 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334920 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334a40] basic_prep range=[0:0]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mast.v:184</a>.0-184.0&gt; [0x3334bb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-185" target="file-frame">third_party/tests/utd-sv/spu_mast.v:185</a>.0-185.0&gt; [0x3334d70 -&gt; 0x33a25d0] str=&#39;\cur_laststreq_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-185" target="file-frame">third_party/tests/utd-sv/spu_mast.v:185</a>.0-185.0&gt; [0x3334ee0 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x332d850] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x3335410 -&gt; 0x33a1df0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mast.v:188</a>.0-188.0&gt; [0x3335530] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335650] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335770 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-189" target="file-frame">third_party/tests/utd-sv/spu_mast.v:189</a>.0-189.0&gt; [0x3335890 -&gt; 0x332d6e0] str=&#39;\spu_mast_st_done&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x33359b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335ad0 -&gt; 0x33a1f10] str=&#39;\cur_idle_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335bf0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-190" target="file-frame">third_party/tests/utd-sv/spu_mast.v:190</a>.0-190.0&gt; [0x3335d10 -&gt; 0x332f630] str=&#39;\start_stop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3335e30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3335f50 -&gt; 0x332f7a0] str=&#39;\tr2rdmem_frm_idle&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3336070] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x3336190 -&gt; 0x33a1f10] str=&#39;\cur_idle_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mast.v:193</a>.0-193.0&gt; [0x33362b0 -&gt; 0x332f630] str=&#39;\start_stop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33363d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33364f0 -&gt; 0x332da60] str=&#39;\tr2rdmem_frm_wait4stdrain&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x3336660] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x3336780] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mast.v:207</a>.0-207.0&gt; [0x33368f0 -&gt; 0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336ab0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336bd0 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_mast.v:208</a>.0-208.0&gt; [0x3336d90 -&gt; 0x332ddc0] str=&#39;\spu_mast_allow_rdmem&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mast.v:209</a>.0-209.0&gt; [0x3336f00 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337070] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337190 -&gt; 0x33a2030] str=&#39;\nxt_rdmem_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-211" target="file-frame">third_party/tests/utd-sv/spu_mast.v:211</a>.0-211.0&gt; [0x3337350] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_mast.v:212</a>.0-212.0&gt; [0x3337470 -&gt; 0x332f910] str=&#39;\dly_tr2rdmem_frm_idle&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-213" target="file-frame">third_party/tests/utd-sv/spu_mast.v:213</a>.0-213.0&gt; [0x3337630 -&gt; 0x332da60] str=&#39;\tr2rdmem_frm_wait4stdrain&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x33377a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x33378c0 -&gt; 0x33a2270] str=&#39;\nxt_wait4stdrain_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-218" target="file-frame">third_party/tests/utd-sv/spu_mast.v:218</a>.0-218.0&gt; [0x3337a80] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-219" target="file-frame">third_party/tests/utd-sv/spu_mast.v:219</a>.0-219.0&gt; [0x3337ba0 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3337d60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3337e80 -&gt; 0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338040] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x33381c0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338390 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
                AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x3338570] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_mast.v:220</a>.0-220.0&gt; [0x33386f0 -&gt; 0x332ddc0] str=&#39;\spu_mast_allow_rdmem&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mast.v:221</a>.0-221.0&gt; [0x33388d0 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338a60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338b80 -&gt; 0x332e780] str=&#39;\tr2laststreq_frm_wait4stdrain&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338d40] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338e60] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3338fd0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339140 -&gt; 0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339300 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339470] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_mast.v:226</a>.0-226.0&gt; [0x3339590 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339750] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339870 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x33399e0] basic_prep range=[0:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-228" target="file-frame">third_party/tests/utd-sv/spu_mast.v:228</a>.0-228.0&gt; [0x3339b50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x3339d30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x3339e50 -&gt; 0x33a24b0] str=&#39;\nxt_laststreq_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-230" target="file-frame">third_party/tests/utd-sv/spu_mast.v:230</a>.0-230.0&gt; [0x333a010] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-231" target="file-frame">third_party/tests/utd-sv/spu_mast.v:231</a>.0-231.0&gt; [0x333a130 -&gt; 0x332e780] str=&#39;\tr2laststreq_frm_wait4stdrain&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a2f0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a430 -&gt; 0x33a25d0] str=&#39;\cur_laststreq_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a610] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-232" target="file-frame">third_party/tests/utd-sv/spu_mast.v:232</a>.0-232.0&gt; [0x333a790 -&gt; 0x32eff80] str=&#39;\streq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333a970] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333aa90 -&gt; 0x32eefe0] str=&#39;\spu_mast_maaddr_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-244" target="file-frame">third_party/tests/utd-sv/spu_mast.v:244</a>.0-244.0&gt; [0x333ac50 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333adc0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333aee0 -&gt; 0x32ef360] str=&#39;\spu_mast_memren&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b0a0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b1c0 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b380] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-247" target="file-frame">third_party/tests/utd-sv/spu_mast.v:247</a>.0-247.0&gt; [0x333b4a0 -&gt; 0x332ec20] str=&#39;\local_kill_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b680] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b7a0 -&gt; 0x32ef530] str=&#39;\spu_mast_stbuf_wen&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-261" target="file-frame">third_party/tests/utd-sv/spu_mast.v:261</a>.0-261.0&gt; [0x333b960 -&gt; 0x332fc40] str=&#39;\cur_rdmem_state_dly&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bad0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bbf0 -&gt; 0x32ef870] str=&#39;\spu_mast_streq&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bdb0] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333bed0] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c080] basic_prep
              AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c250] basic_prep
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c420] basic_prep
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c5f0] basic_prep
                    AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c7c0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333c990 -&gt; 0x332fed0] str=&#39;\cur_rdmem_state_dly3&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cc60 -&gt; 0x332dca0] str=&#39;\start_set&#39; basic_prep
                    AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cdf0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333cf10 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
                        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333d240] basic_prep range=[1:1]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_mast.v:270</a>.0-270.0&gt; [0x333d400] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d630] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d750 -&gt; 0x332ed90] str=&#39;\streq_ack_dly&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_mast.v:271</a>.0-271.0&gt; [0x333d910 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-272" target="file-frame">third_party/tests/utd-sv/spu_mast.v:272</a>.0-272.0&gt; [0x333da80 -&gt; 0x332fa80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39; basic_prep
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dc40] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dd60 -&gt; 0x33a1f10] str=&#39;\cur_idle_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333ded0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-273" target="file-frame">third_party/tests/utd-sv/spu_mast.v:273</a>.0-273.0&gt; [0x333dff0 -&gt; 0x32f04d0] str=&#39;\spu_mactl_perr_set&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_mast.v:274</a>.0-274.0&gt; [0x333e1b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_mast.v:274</a>.0-274.0&gt; [0x333e2d0 -&gt; 0x32f0680] str=&#39;\spu_mactl_stxa_force_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e490] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e5b0 -&gt; 0x332ec20] str=&#39;\local_kill_abort&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e770] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333e890] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333ea00] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333eb70] basic_prep
                AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333ece0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333eeb0 -&gt; 0x332fed0] str=&#39;\cur_rdmem_state_dly3&#39; basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f090 -&gt; 0x332dca0] str=&#39;\start_set&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f220] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f340 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
                    AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f4f0] basic_prep range=[1:1]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-280" target="file-frame">third_party/tests/utd-sv/spu_mast.v:280</a>.0-280.0&gt; [0x333f680] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333f880] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333f9a0 -&gt; 0x332ed90] str=&#39;\streq_ack_dly&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-281" target="file-frame">third_party/tests/utd-sv/spu_mast.v:281</a>.0-281.0&gt; [0x333fb60 -&gt; 0x32f01c0] str=&#39;\len_neqz&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-282" target="file-frame">third_party/tests/utd-sv/spu_mast.v:282</a>.0-282.0&gt; [0x333fcd0 -&gt; 0x332fa80] str=&#39;\tr2laststreq_frm_wait4stdrain_dly&#39; basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x333fe90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x333ffb0 -&gt; 0x32f04d0] str=&#39;\spu_mactl_perr_set&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-283" target="file-frame">third_party/tests/utd-sv/spu_mast.v:283</a>.0-283.0&gt; [0x3340120 -&gt; 0x32f0680] str=&#39;\spu_mactl_stxa_force_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x3340290] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x33403b0 -&gt; 0x32ef6e0] str=&#39;\spu_mast_mpa_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-298" target="file-frame">third_party/tests/utd-sv/spu_mast.v:298</a>.0-298.0&gt; [0x3340570 -&gt; 0x33301b0] str=&#39;\tr2rdmem_frm_wait4stdrain_dly2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3340730] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x3340850 -&gt; 0x3330370] str=&#39;\rd_cntr_en&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-306" target="file-frame">third_party/tests/utd-sv/spu_mast.v:306</a>.0-306.0&gt; [0x33409c0 -&gt; 0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340b30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340c50 -&gt; 0x3330490] str=&#39;\rd_cntr_rst&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340e10] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3340f30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x33410a0 -&gt; 0x332f4c0] str=&#39;\state_reset&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x3341260 -&gt; 0x332ed90] str=&#39;\streq_ack_dly&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-308" target="file-frame">third_party/tests/utd-sv/spu_mast.v:308</a>.0-308.0&gt; [0x33413d0 -&gt; 0x332f630] str=&#39;\start_stop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341540] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341660 -&gt; 0x332df30] str=&#39;\rd_cntr_add&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x33417d0] basic_prep range=[1:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341ab0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341c20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341940] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341dd0 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3341f80] basic_prep range=[1:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3342280] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x3342430] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-310" target="file-frame">third_party/tests/utd-sv/spu_mast.v:310</a>.0-310.0&gt; [0x33425e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342110] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342790 -&gt; 0x332ddc0] str=&#39;\spu_mast_allow_rdmem&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342950] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342a70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342c20 -&gt; 0x332dca0] str=&#39;\start_set&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342e00] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x333d0c0 -&gt; 0x332e1c0] str=&#39;\rd_cntr_q&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x3342f80] basic_prep range=[1:1]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x33430a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-332" target="file-frame">third_party/tests/utd-sv/spu_mast.v:332</a>.0-332.0&gt; [0x33431c0 -&gt; 0x332fed0] str=&#39;\cur_rdmem_state_dly3&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a4120] str=&#39;\si&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a4240] str=&#39;\so&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a1bb0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a1cd0] str=&#39;\spu_mast_done_set_stack&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a1df0] str=&#39;\nxt_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a1f10] str=&#39;\cur_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a2030] str=&#39;\nxt_rdmem_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a2150] str=&#39;\cur_rdmem_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a2270] str=&#39;\nxt_wait4stdrain_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a2390] str=&#39;\cur_wait4stdrain_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a24b0] str=&#39;\nxt_laststreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mast.v:0</a>.0-0.0&gt; [0x33a25d0] str=&#39;\cur_laststreq_state&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>: Warning: Identifier `\si&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_mast.v:93</a>: Warning: Identifier `\so&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mast.v:108</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_mast.v:132</a>: Warning: Identifier `\spu_mast_done_set_stack&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>: Warning: Identifier `\nxt_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mast.v:149</a>: Warning: Identifier `\cur_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>: Warning: Identifier `\nxt_rdmem_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-154" target="file-frame">third_party/tests/utd-sv/spu_mast.v:154</a>: Warning: Identifier `\cur_rdmem_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>: Warning: Identifier `\nxt_wait4stdrain_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_mast.v:159</a>: Warning: Identifier `\cur_wait4stdrain_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>: Warning: Identifier `\nxt_laststreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mast.v:164</a>: Warning: Identifier `\cur_laststreq_state&#39; is implicitly declared.
Generating RTLIL representation for module `\work_spu_mast::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f0e60] str=&#39;\work_spu_mast::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f0fa0] str=&#39;\din&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f10e0] str=&#39;\q&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1220] str=&#39;\clk&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1340] str=&#39;\se&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1460] str=&#39;\si&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f15d0] str=&#39;\so&#39; port=22
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f0e60] str=&#39;\work_spu_mast::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f0fa0] str=&#39;\din&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f10e0] str=&#39;\q&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1220] str=&#39;\clk&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1340] str=&#39;\se&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f1460] str=&#39;\si&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f15d0] str=&#39;\so&#39; basic_prep port=22 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mast::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9ba0] str=&#39;\work_spu_mast::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9cc0] str=&#39;\din&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9e00] str=&#39;\q&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9f40] str=&#39;\rst&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa060] str=&#39;\clk&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa180] str=&#39;\se&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa2f0] str=&#39;\si&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa410] str=&#39;\so&#39; port=57
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9ba0] str=&#39;\work_spu_mast::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9cc0] str=&#39;\din&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9e00] str=&#39;\q&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f9f40] str=&#39;\rst&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa060] str=&#39;\clk&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa180] str=&#39;\se&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa2f0] str=&#39;\si&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32fa410] str=&#39;\so&#39; basic_prep port=57 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mast::dffre_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2de0] str=&#39;\work_spu_mast::dffre_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2f00] str=&#39;\din&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3040] str=&#39;\q&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3180] str=&#39;\en&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f32a0] str=&#39;\rst&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f33c0] str=&#39;\clk&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3530] str=&#39;\se&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3650] str=&#39;\si&#39; port=29
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3770] str=&#39;\so&#39; port=30
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2de0] str=&#39;\work_spu_mast::dffre_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f2f00] str=&#39;\din&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3040] str=&#39;\q&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3180] str=&#39;\en&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f32a0] str=&#39;\rst&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f33c0] str=&#39;\clk&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3530] str=&#39;\se&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3650] str=&#39;\si&#39; basic_prep port=29 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32f3770] str=&#39;\so&#39; basic_prep port=30 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_spu_mast::dffre_s&#39; referenced in module `work_spu_mast&#39; in cell `start_stop_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>