#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 11 14:33:50 2023
# Process ID: 17356
# Current directory: D:/School/cpu/proj_miniRV/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1972 D:\School\cpu\proj_miniRV\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_single_cycle/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_single_cycle\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 250 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.359 ; gain = 40.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 450 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
reset_run IROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
[Tue Jul 11 14:38:20 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
[Tue Jul 11 14:38:20 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs impl_1 -jobs 24
[Tue Jul 11 14:39:12 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Tue Jul 11 14:39:13 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 14:41:19 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 450 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 450 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 14:47:15 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 14:47:55 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 14:49:47 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
$finish called at time : 4050 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 63
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/cpuclk_sim.v] -no_script -reset -force -quiet
remove_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/cpuclk_sim.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
$finish called at time : 9045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
$finish called at time : 9045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 9045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 9045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_miniRV_SoC.u_miniRV_SoC.Clkgen.inst.plle2_adv_inst are not same.
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26165000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26325000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26485000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26645000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26805000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26965000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27125000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27285000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27445000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27605000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27765000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27925000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28085000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28245000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28405000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28565000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28725000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28885000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29045000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29205000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29365000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29525000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29685000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29845000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             30005000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 30045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:03:28 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:04:10 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:05:37 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:174]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/testMachineCode.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:174]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Digital_LEDs
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.359 ; gain = 0.000
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5395000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              5715000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6035000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6355000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6675000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              6995000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7315000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7635000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              7955000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8275000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8595000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              8915000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9235000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9555000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time              9875000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10195000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10515000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             10835000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11155000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11475000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             11795000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12115000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12435000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             12755000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13075000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13395000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             13715000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14035000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14355000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14675000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             14995000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15315000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15635000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             15955000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16275000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16595000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             16915000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17235000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17555000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             17875000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18195000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18515000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             18835000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19155000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19475000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             19795000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20115000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20435000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             20755000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
run 10 us
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21075000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21395000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             21715000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22035000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22355000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22675000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             22995000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23315000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23635000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             23955000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24275000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24595000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             24915000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25235000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25555000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             25875000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26195000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26515000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             26835000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27155000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27475000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             27795000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28115000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28435000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             28755000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29075000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29395000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             29715000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst at time             30035000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.u_miniRV_SoC.Mem_DRAM.inst is       16383
$finish called at time : 30045 ns : File "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" Line 75
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:15:32 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:16:10 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:17:33 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:23:31 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:24:10 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:25:44 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:30:25 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:31:12 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:32:50 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1

launch_runs IROM_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Tue Jul 11 15:39:07 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:39:13 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
[Tue Jul 11 15:39:13 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:40:50 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:42:29 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 15:55:40 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 15:56:27 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 15:57:50 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 16:12:04 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 16:12:41 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 16:14:05 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 16:25:14 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 16:25:57 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 16:27:21 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 16:39:46 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Jul 11 16:40:38 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jul 11 16:41:20 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul 11 16:43:31 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 16:46:56 2023...
