{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 17:37:40 2011 " "Info: Processing started: Wed Dec 14 17:37:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP-AM1-DAC-TEST_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDO_DAC1 EXTRA32 3.899 ns Longest " "Info: Longest tpd from source pin \"SDO_DAC1\" to destination pin \"EXTRA32\" is 3.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SDO_DAC1 1 PIN PIN_T13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T13; Fanout = 1; PIN Node = 'SDO_DAC1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_DAC1 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP-AM1-DAC-TEST_restored/IOP.bdf" { { -1592 -480 -312 -1576 "SDO_DAC1" "" } { -1600 -312 -160 -1584 "SDO_DAC1" "" } { 488 408 552 504 "SDO_DAC1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(1.454 ns) 3.899 ns EXTRA32 2 PIN PIN_N15 0 " "Info: 2: + IC(1.737 ns) + CELL(1.454 ns) = 3.899 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'EXTRA32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { SDO_DAC1 EXTRA32 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP-AM1-DAC-TEST_restored/IOP.bdf" { { 560 -456 -280 576 "EXTRA32" "" } { 552 -280 -160 568 "EXTRA32" "" } { 488 632 752 504 "EXTRA32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.162 ns ( 55.45 % ) " "Info: Total cell delay = 2.162 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.737 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { SDO_DAC1 EXTRA32 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.899 ns" { SDO_DAC1 {} SDO_DAC1~combout {} EXTRA32 {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.708ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 17:37:41 2011 " "Info: Processing ended: Wed Dec 14 17:37:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
