============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 11 2024  01:02:01 am
  Module:                 gpio_controller
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7355 ps) Setup Check with Pin gpio_odr_reg[15]/CK->SE
          Group: clk
     Startpoint: (F) wb_adr_i[1]
          Clock: (R) clk
       Endpoint: (F) gpio_odr_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     271                  
       Uncertainty:-      10                  
     Required Time:=    9719                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-    1364                  
             Slack:=    7355                  

Exceptions/Constraints:
  input_delay             1000            gpioconstraint.sdc_line_8_90_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  wb_adr_i[1]         -       -     F     (arrival)      1  0.2     0     0    1000    (-,-) 
  g2275__7482/Y       -       A->Y  F     OR4X1          1  0.2    40   270    1270    (-,-) 
  g2266__1705/Y       -       C->Y  F     OR4X1          1  0.3    42   255    1525    (-,-) 
  g2253__6783/Y       -       D->Y  R     NOR4X1         1  0.2   102    79    1604    (-,-) 
  g2248__9315/Y       -       D->Y  F     NAND4XL        1  0.3   198   181    1784    (-,-) 
  g2247__6161/Y       -       D->Y  R     NOR4X1         2  0.4   125   164    1948    (-,-) 
  g2246/Y             -       A->Y  F     INVXL          1  0.2    38    98    2046    (-,-) 
  g2227__7482/Y       -       D->Y  F     OR4X1         16  8.0   232   318    2364    (-,-) 
  gpio_odr_reg[15]/SE <<<     -     F     SDFFRHQX1     16    -     -     0    2364    (-,-) 
#--------------------------------------------------------------------------------------------

