{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 08:40:09 2008 " "Info: Processing started: Sat Dec 13 08:40:09 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SwitchEncoder -c SwitchEncoder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SwitchEncoder -c SwitchEncoder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register keyVal\[0\]~reg0 keyVal\[0\]~reg0 275.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 275.03 MHz between source register \"keyVal\[0\]~reg0\" and destination register \"keyVal\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.850 ns + Longest register register " "Info: + Longest register to register delay is 0.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyVal\[0\]~reg0 1 REG LC_X21_Y10_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.309 ns) 0.850 ns keyVal\[0\]~reg0 2 REG LC_X21_Y10_N3 2 " "Info: 2: + IC(0.541 ns) + CELL(0.309 ns) = 0.850 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { keyVal[0]~reg0 keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.35 % ) " "Info: Total cell delay = 0.309 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.541 ns ( 63.65 % ) " "Info: Total interconnect delay = 0.541 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { keyVal[0]~reg0 keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.850 ns" { keyVal[0]~reg0 {} keyVal[0]~reg0 {} } { 0.000ns 0.541ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.162 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.711 ns) 3.162 ns keyVal\[0\]~reg0 2 REG LC_X21_Y10_N3 2 " "Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.94 % ) " "Info: Total cell delay = 2.180 ns ( 68.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 31.06 % ) " "Info: Total interconnect delay = 0.982 ns ( 31.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.162 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.711 ns) 3.162 ns keyVal\[0\]~reg0 2 REG LC_X21_Y10_N3 2 " "Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.94 % ) " "Info: Total cell delay = 2.180 ns ( 68.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 31.06 % ) " "Info: Total interconnect delay = 0.982 ns ( 31.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { keyVal[0]~reg0 keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.850 ns" { keyVal[0]~reg0 {} keyVal[0]~reg0 {} } { 0.000ns 0.541ns } { 0.000ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { keyVal[0]~reg0 {} } {  } {  } "" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "keyVal\[2\]~reg0 key\[6\] clk 17.248 ns register " "Info: tsu for register \"keyVal\[2\]~reg0\" (data pin = \"key\[6\]\", clock pin = \"clk\") is 17.248 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.344 ns + Longest pin register " "Info: + Longest pin to register delay is 20.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key\[6\] 1 PIN PIN_D16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D16; Fanout = 5; PIN Node = 'key\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[6] } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.919 ns) + CELL(0.292 ns) 8.680 ns Equal0~50 2 COMB LC_X20_Y12_N0 4 " "Info: 2: + IC(6.919 ns) + CELL(0.292 ns) = 8.680 ns; Loc. = LC_X20_Y12_N0; Fanout = 4; COMB Node = 'Equal0~50'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { key[6] Equal0~50 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.442 ns) 9.562 ns Equal7~90 3 COMB LC_X20_Y12_N1 4 " "Info: 3: + IC(0.440 ns) + CELL(0.442 ns) = 9.562 ns; Loc. = LC_X20_Y12_N1; Fanout = 4; COMB Node = 'Equal7~90'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Equal0~50 Equal7~90 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.590 ns) 11.792 ns Equal1~74 4 COMB LC_X22_Y11_N7 4 " "Info: 4: + IC(1.640 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; COMB Node = 'Equal1~74'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { Equal7~90 Equal1~74 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.292 ns) 13.709 ns Equal11~87 5 COMB LC_X27_Y12_N5 3 " "Info: 5: + IC(1.625 ns) + CELL(0.292 ns) = 13.709 ns; Loc. = LC_X27_Y12_N5; Fanout = 3; COMB Node = 'Equal11~87'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { Equal1~74 Equal11~87 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.442 ns) 14.580 ns Equal12~71 6 COMB LC_X27_Y12_N2 2 " "Info: 6: + IC(0.429 ns) + CELL(0.442 ns) = 14.580 ns; Loc. = LC_X27_Y12_N2; Fanout = 2; COMB Node = 'Equal12~71'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Equal11~87 Equal12~71 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.114 ns) 16.609 ns WideNor0~67 7 COMB LC_X21_Y10_N6 1 " "Info: 7: + IC(1.915 ns) + CELL(0.114 ns) = 16.609 ns; Loc. = LC_X21_Y10_N6; Fanout = 1; COMB Node = 'WideNor0~67'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { Equal12~71 WideNor0~67 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 17.635 ns WideNor0 8 COMB LC_X21_Y10_N2 4 " "Info: 8: + IC(0.436 ns) + CELL(0.590 ns) = 17.635 ns; Loc. = LC_X21_Y10_N2; Fanout = 4; COMB Node = 'WideNor0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { WideNor0~67 WideNor0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.738 ns) 20.344 ns keyVal\[2\]~reg0 9 REG LC_X18_Y2_N0 2 " "Info: 9: + IC(1.971 ns) + CELL(0.738 ns) = 20.344 ns; Loc. = LC_X18_Y2_N0; Fanout = 2; REG Node = 'keyVal\[2\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { WideNor0 keyVal[2]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.969 ns ( 24.42 % ) " "Info: Total cell delay = 4.969 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.375 ns ( 75.58 % ) " "Info: Total interconnect delay = 15.375 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.344 ns" { key[6] Equal0~50 Equal7~90 Equal1~74 Equal11~87 Equal12~71 WideNor0~67 WideNor0 keyVal[2]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.344 ns" { key[6] {} key[6]~out0 {} Equal0~50 {} Equal7~90 {} Equal1~74 {} Equal11~87 {} Equal12~71 {} WideNor0~67 {} WideNor0 {} keyVal[2]~reg0 {} } { 0.000ns 0.000ns 6.919ns 0.440ns 1.640ns 1.625ns 0.429ns 1.915ns 0.436ns 1.971ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.590ns 0.292ns 0.442ns 0.114ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.133 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.711 ns) 3.133 ns keyVal\[2\]~reg0 2 REG LC_X18_Y2_N0 2 " "Info: 2: + IC(0.953 ns) + CELL(0.711 ns) = 3.133 ns; Loc. = LC_X18_Y2_N0; Fanout = 2; REG Node = 'keyVal\[2\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk keyVal[2]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.58 % ) " "Info: Total cell delay = 2.180 ns ( 69.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 30.42 % ) " "Info: Total interconnect delay = 0.953 ns ( 30.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk keyVal[2]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} keyVal[2]~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.344 ns" { key[6] Equal0~50 Equal7~90 Equal1~74 Equal11~87 Equal12~71 WideNor0~67 WideNor0 keyVal[2]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.344 ns" { key[6] {} key[6]~out0 {} Equal0~50 {} Equal7~90 {} Equal1~74 {} Equal11~87 {} Equal12~71 {} WideNor0~67 {} WideNor0 {} keyVal[2]~reg0 {} } { 0.000ns 0.000ns 6.919ns 0.440ns 1.640ns 1.625ns 0.429ns 1.915ns 0.436ns 1.971ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.590ns 0.292ns 0.442ns 0.114ns 0.590ns 0.738ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk keyVal[2]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} keyVal[2]~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk keyVal\[1\] keyVal\[1\]~reg0 8.604 ns register " "Info: tco from clock \"clk\" to destination pin \"keyVal\[1\]\" through register \"keyVal\[1\]~reg0\" is 8.604 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.162 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.711 ns) 3.162 ns keyVal\[1\]~reg0 2 REG LC_X21_Y10_N5 2 " "Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'keyVal\[1\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { clk keyVal[1]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.94 % ) " "Info: Total cell delay = 2.180 ns ( 68.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 31.06 % ) " "Info: Total interconnect delay = 0.982 ns ( 31.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[1]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[1]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.218 ns + Longest register pin " "Info: + Longest register to pin delay is 5.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyVal\[1\]~reg0 1 REG LC_X21_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'keyVal\[1\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyVal[1]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.110 ns) + CELL(2.108 ns) 5.218 ns keyVal\[1\] 2 PIN PIN_V10 0 " "Info: 2: + IC(3.110 ns) + CELL(2.108 ns) = 5.218 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'keyVal\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { keyVal[1]~reg0 keyVal[1] } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.40 % ) " "Info: Total cell delay = 2.108 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.110 ns ( 59.60 % ) " "Info: Total interconnect delay = 3.110 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { keyVal[1]~reg0 keyVal[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { keyVal[1]~reg0 {} keyVal[1] {} } { 0.000ns 3.110ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[1]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[1]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { keyVal[1]~reg0 keyVal[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { keyVal[1]~reg0 {} keyVal[1] {} } { 0.000ns 3.110ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "keyVal\[0\]~reg0 key\[11\] clk -6.844 ns register " "Info: th for register \"keyVal\[0\]~reg0\" (data pin = \"key\[11\]\", clock pin = \"clk\") is -6.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.162 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.711 ns) 3.162 ns keyVal\[0\]~reg0 2 REG LC_X21_Y10_N3 2 " "Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.94 % ) " "Info: Total cell delay = 2.180 ns ( 68.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 31.06 % ) " "Info: Total interconnect delay = 0.982 ns ( 31.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.021 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key\[11\] 1 PIN PIN_H16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H16; Fanout = 5; PIN Node = 'key\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[11] } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.414 ns) + CELL(0.114 ns) 6.997 ns Equal11~88 2 COMB LC_X27_Y12_N0 2 " "Info: 2: + IC(5.414 ns) + CELL(0.114 ns) = 6.997 ns; Loc. = LC_X27_Y12_N0; Fanout = 2; COMB Node = 'Equal11~88'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { key[11] Equal11~88 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.114 ns) 8.980 ns Selector2~34 3 COMB LC_X21_Y10_N0 3 " "Info: 3: + IC(1.869 ns) + CELL(0.114 ns) = 8.980 ns; Loc. = LC_X21_Y10_N0; Fanout = 3; COMB Node = 'Selector2~34'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { Equal11~88 Selector2~34 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.607 ns) 10.021 ns keyVal\[0\]~reg0 4 REG LC_X21_Y10_N3 2 " "Info: 4: + IC(0.434 ns) + CELL(0.607 ns) = 10.021 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal\[0\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Selector2~34 keyVal[0]~reg0 } "NODE_NAME" } } { "SwitchEncoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/SwitchEncoder/SwitchEncoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.304 ns ( 22.99 % ) " "Info: Total cell delay = 2.304 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.717 ns ( 77.01 % ) " "Info: Total interconnect delay = 7.717 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.021 ns" { key[11] Equal11~88 Selector2~34 keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.021 ns" { key[11] {} key[11]~out0 {} Equal11~88 {} Selector2~34 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 5.414ns 1.869ns 0.434ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { clk keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { clk {} clk~out0 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 0.982ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.021 ns" { key[11] Equal11~88 Selector2~34 keyVal[0]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.021 ns" { key[11] {} key[11]~out0 {} Equal11~88 {} Selector2~34 {} keyVal[0]~reg0 {} } { 0.000ns 0.000ns 5.414ns 1.869ns 0.434ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 08:40:12 2008 " "Info: Processing ended: Sat Dec 13 08:40:12 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
