Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0dac418e152345859fc55c9a0edd5e67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ripple_Carry_Adder_v_behav xil_defaultlib.Ripple_Carry_Adder_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ripple_Carry_Adder_v_behav
