<root><simulation><result_generated_time />2023-05-16 18:11:35<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 9, 'OX': 9, 'IY': 9, 'IX': 9, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 32768, 'I': 20736, 'O': 10368}<total_data_reuse />{'W': 81, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [72, 1, 1], 'O': [72, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 9)], []], [[('K', 2)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 2)], [('K', 4)]], [[('OY', 9)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 9), ('K', 2)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 3), ('K', 2)], [('C', 16), ('K', 2), ('K', 4), ('OX', 3), ('C', 2)], []]<I />[[('OX', 3), ('K', 2), ('C', 16), ('K', 2), ('K', 4)], [('OX', 3), ('C', 2)], []]<O />[[('OX', 3), ('K', 2), ('C', 16)], [('K', 2), ('K', 4), ('OX', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [9.0, 3, 3, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [8.0, 16, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 262144, 262144], 'I': [384, 165888, 165888], 'O': [48, 82944, 82944], 'O_partial': [48, 82944, 0], 'O_final': [0, 0, 82944]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.75, 0.0, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.02, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [0.09, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 262144], 'I': [384, 82944, 165888], 'O': [48, 82944, 82944], 'O_partial': [48, 82944, 0], 'O_final': [0, 0, 82944]}<total_unit_count />{'W': [576, 64, 1, 1], 'I': [576, 72, 1, 1], 'O': [576, 72, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [72, 72, 1, 1], 'O': [72, 72, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[98304, 98304], [98304, 32768], [32768, 0]]<I />[[331776, 20736], [20736, 20736], [20736, 0]]<O />[[(321408, 331776), (20736, 10368)], [(10368, 20736), (10368, 0)], [(0, 10368), (0, 0)]]<O_partial />[[(321408, 331776), (20736, 10368)], [(10368, 20736), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (10368, 0)], [(0, 10368), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12288, 12288], [1536, 512], [128, 0]]<I />[[41472, 2592], [324, 324], [81, 0]]<O />[[(40176, 41472), (2592, 1296)], [(162, 324), (162, 0)], [(0, 40), (0, 0)]]<O_partial />[([40176, 41472], [2592, 1296]), ([162, 324], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [162, 0]), ([0, 40], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />2064384</mac_count></basic_info><energy><total_energy />5906041.3<mem_energy_breakdown><W />[8.6, 209.3, 170.5]<I />[14.9, 64.2, 107.9]<O />[30.0, 64.2, 53.9]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />103219.2<total />5905317.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4759<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.8461<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5446<latency_cycle_without_data_loading />4608<ideal_computing_cycle />4608<data_loading><load_cycle_total />838<load_cycle_individual />{'W': [2, 512, 0], 'I': [54, 324, 0]}<load_cycle_combined />{'W': 512, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4607], [-4602, -3068], [-4608, -4608]], 'I': [[-4607], [-450, -210], [-4608, -4608]], 'O': [[-4608], [-4560, -4272], [-4446, -4568]]}<mem_stall_cycle_shared />{'W': [[-4607], [-4602, 0], [0, 0]], 'I': [[-4607], [-450, 0], [0, 0]], 'O': [[-4608], [-4560, -4272], [-4446, -4568]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 262144, 262144], 'I': [384, 165888, 165888], 'O': [48, 82944, 82944], 'O_partial': [48, 82944, 0], 'O_final': [0, 0, 82944]}<data_size_each_level_total />{'W': [1024, 262144, 262144], 'I': [27648, 165888, 165888], 'O': [3456, 82944, 82944]}<loop_cycles_each_level />{'W': [6, 4608, 4608], 'I': [768, 4608, 4608], 'O': [96, 4608, 4608]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 1, 1], 'O': [16, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [170.7, 56.9], [56.9, 56.9]], 'I': [[8.0, 0.5], [36.0, 36.0], [36.0, 36.0]], 'O': [[8.0, 0.5], [36.0, 18.0], [18.0, 18.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [170.7, 56.9], [56.9, 56.9]], 'I': [[8.0, 4.0], [288.0, 36.0], [36.0, 36.0]], 'O': [[8.0, 8.0], [576.0, 36.0], [36.0, 18.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [170.7, 56.9], [56.9, 0]], 'I': [[8.0, 4.0], [288.0, 36.0], [36.0, 0]], 'O': [[8.0, 0.5], [36.0, 18.0], [18.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [512.7, 128.9], [92.9, 18.0]], 'I': [[8.0, 4.0], [512.7, 128.9], [92.9, 18.0]], 'O': [[8.0, 0.5], [512.7, 128.9], [92.9, 18.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4608], [6, 6, 768], [4608, 4608, 1]], 'I': [[1, 1, 4608], [96, 768, 6], [4608, 4608, 1]], 'O': [[1, 1, 4608], [96, 96, 48], [4608, 4608, 1]]}<trans_time_real />{'W': [[0, 1, 4608], [[0, 6, 768], [2, 6, 768]], [[512, 4608, 1], [128, 4608, 1]]], 'I': [[0, 1, 4608], [[6, 768, 6], [54, 768, 6]], [[324, 4608, 1], [81, 4608, 1]]], 'O': [[0, 1, 4608], [[1, 96, 48], [7, 96, 48]], [[162, 4608, 1], [40, 4608, 1]]]}<single_stall_cycle />{'W': [[-1], [-6, -4], [-4096, -4480]], 'I': [[-1], [-90, -42], [-4284, -4527]], 'O': [[-1], [-95, -89], [-4446, -4568]]}<single_stall_count />{'W': [4607, 767, 0], 'I': [4607, 5, 0], 'O': [4608, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [162, 0]}, 1: {'W': [1534, 0], 'I': [270, 0], 'O': [336, 162]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4608, -4608], [-4446, -4608]], 1: [[-2468, -4608], [-4272, -4446]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.4<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>