HALF-ADDER

    gates:
        xor1 : XOR
        and1 : AND

    connect:
        inputs:
            A ->
                xor1.A
                and1.A
            B -> 
                xor1.B
                and1.B

        outputs:
            xor1 -> SUM
            and1 -> CARRY

        // no signals needed 
        // in this module

FULL-ADDER

    gates: // fully qualified names for every gate and their associated types
        lower-adder.xor1 : XOR
        lower-adder.and1 : AND
        upper-adder.xor1 : XOR
        upper-adder.and1 : AND
        carry-or         : OR

    inputs:
        A ->
            lower-adder.xor1.A
            lower-adder.and1.A
        B ->
            lower-adder.xor1.B
            lower-adder.and1.B
        Ci ->
            upper-adder.xor1.A
            upper-adder.and1.A

    outputs:
        upper-adder.xor1 -> SUM
        carry-or         -> CARRY-OUT

    signals:
        lower-adder.xor1 ->
            upper-adder.xor1.B
            upper-adder.and1.B

        upper-adder.and1 -> carry-or.A
        lower-adder.and1 -> carry-or.B


