-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Resize_opr_linear is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Resize_opr_linear is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_168 : STD_LOGIC_VECTOR (8 downto 0) := "101101000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv69_38E38E4 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000011100011100011100011100100";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_A000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001010000000000000";
    constant ap_const_lv32_8000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv16_27F : STD_LOGIC_VECTOR (15 downto 0) := "0000001001111111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv16_167 : STD_LOGIC_VECTOR (15 downto 0) := "0000000101100111";
    constant ap_const_lv16_FFF6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv20_40000 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln2314_reg_1994 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2314_reg_1994_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2350_1_reg_2074 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2403_reg_2141 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal and_ln2426_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_reg_2145_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_Val2_31_reg_434 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_31_reg_434_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op198_read_state7 : BOOLEAN;
    signal ap_predicate_op199_read_state7 : BOOLEAN;
    signal ap_predicate_op200_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln2313_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_531_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_1974 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_9_fu_537_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal t_V_9_reg_1979 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln2357_fu_551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln2357_reg_1984 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln2361_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2361_reg_1989 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2314_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2314_reg_1994_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2314_reg_1994_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2314_reg_1994_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_567_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_1998 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal dy_reg_2008 : STD_LOGIC_VECTOR (9 downto 0);
    signal fy_V_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal fy_V_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal sy_1_fu_710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sy_1_reg_2019 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1494_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_2026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_2026_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln731_fu_768_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln731_reg_2031 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln731_reg_2031_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln731_1_fu_790_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln731_1_reg_2036 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln731_1_reg_2036_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln2340_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2340_reg_2041 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2340_reg_2041_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_fx_fu_802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_reg_2046 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln2350_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2350_reg_2051 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_reg_2059 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_1_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_1_reg_2064 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2345_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2345_reg_2069 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2350_1_fu_907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln2401_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln2401_reg_2078 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_val_val_0_0_ad_gep_fu_351_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ad_reg_2115 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_ad_gep_fu_358_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_ad_reg_2121 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_ad_gep_fu_365_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_ad_reg_2127 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln2403_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2403_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2403_1_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2403_1_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2403_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_reg_2145_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_reg_2145_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_reg_2145_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2426_reg_2145_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal win_val_0_val_1_0_1_reg_2149 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_1_1_reg_2154 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_2_1_reg_2159 : STD_LOGIC_VECTOR (7 downto 0);
    signal u1_V_fu_1026_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal u1_V_reg_2164 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_fu_1032_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_reg_2169 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_reg_2169_pp0_iter5_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_38_fu_1038_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_38_reg_2175 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_38_reg_2175_pp0_iter5_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_39_fu_1045_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_39_reg_2181 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_39_reg_2181_pp0_iter5_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal k_buf_val_val_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_val_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1817_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_reg_2225 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_2_fu_1823_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_2_reg_2230 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_4_fu_1829_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_4_reg_2235 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_6_fu_1835_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_6_reg_2240 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_8_fu_1841_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_8_reg_2245 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_10_fu_1847_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_10_reg_2250 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_12_fu_1853_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_12_reg_2255 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_14_fu_1859_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_14_reg_2260 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_16_fu_1865_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_16_reg_2265 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_18_fu_1871_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_18_reg_2270 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_20_fu_1877_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_20_reg_2275 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_22_fu_1883_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_22_reg_2280 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_1_fu_1169_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1118_3_fu_1172_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1118_4_fu_1175_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1181_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_1_reg_2369 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1190_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_3_reg_2374 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1199_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_5_reg_2379 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1208_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_7_reg_2384 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1217_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_9_reg_2389 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1226_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_11_reg_2394 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1235_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_13_reg_2399 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1244_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_15_reg_2404 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1253_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_17_reg_2409 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1262_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_19_reg_2414 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1271_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_21_reg_2419 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1280_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1118_23_reg_2424 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_10_reg_2429 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_41_fu_1338_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_41_reg_2436 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_1_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_reg_2442 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_2448 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_2454 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_2459 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_44_fu_1438_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_44_reg_2466 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_3_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_reg_2472 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_2484 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_2489 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_47_fu_1538_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_47_reg_2496 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_5_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_2508 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter4_state7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal k_buf_val_val_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_0_we0 : STD_LOGIC;
    signal k_buf_val_val_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_0_we1 : STD_LOGIC;
    signal k_buf_val_val_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_1_we0 : STD_LOGIC;
    signal k_buf_val_val_0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_1_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_1_we1 : STD_LOGIC;
    signal k_buf_val_val_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_2_we0 : STD_LOGIC;
    signal k_buf_val_val_0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_2_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_2_we1 : STD_LOGIC;
    signal k_buf_val_val_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_0_we1 : STD_LOGIC;
    signal k_buf_val_val_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_1_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_1_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_1_we1 : STD_LOGIC;
    signal k_buf_val_val_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_2_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_2_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_2_we1 : STD_LOGIC;
    signal p_Val2_s_reg_423 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_phi_mux_p_Val2_31_phi_fu_438_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_wr_1_fu_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_2_fu_914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_0_fu_172 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_176 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_s_val_2_029_load : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_tmp_91_load : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_0_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_1_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_val_1_2_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_0_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_1_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_val_1_2_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_tmp_92_load : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln2313_fu_521_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln2357_fu_545_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_576_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_576_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (68 downto 0);
    signal tmp_93_fu_606_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_94_fu_617_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln703_1_fu_624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_fu_613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_fu_628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_596_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_95_fu_640_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln703_fu_648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fx_V_fu_652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln851_fu_686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_668_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln851_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_134_fu_696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_702_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_140_fu_658_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_fu_722_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_fu_718_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln728_fu_730_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_135_fu_734_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_97_fu_750_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln731_fu_746_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_fu_760_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln731_2_fu_778_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln731_1_fu_774_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln731_2_fu_782_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln2314_fu_592_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln2378_fu_816_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln2378_fu_822_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_1_fu_844_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_fu_841_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln728_1_fu_851_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_136_fu_855_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal pre_fy_fu_872_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln2364_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_1_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2350_fu_890_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_V_fu_998_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_fu_1012_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_36_fu_1005_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_37_fu_1019_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1181_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1190_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1199_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1208_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1217_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1226_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1235_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1244_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1253_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1262_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1271_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1280_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_fu_1286_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_2_fu_1290_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_1_fu_1294_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_103_fu_1326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_1334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_40_fu_1308_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_1344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_1318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i_i_fu_1364_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1192_4_fu_1386_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_6_fu_1390_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_3_fu_1394_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_107_fu_1426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_1434_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_43_fu_1408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_1444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_13_fu_1418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_1_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i_i1_fu_1464_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1192_7_fu_1486_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_8_fu_1490_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1192_5_fu_1494_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_111_fu_1526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_2_fu_1534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_46_fu_1508_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_1544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_1518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_2_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i_i2_fu_1564_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln781_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln340_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_5_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln396_fu_1647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln781_1_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_1_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_1663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln340_1_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_6_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1717_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln396_1_fu_1724_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln781_2_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_2_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_1740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_1760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln340_2_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_1755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1794_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln396_2_fu_1801_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1817_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1817_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_fu_1100_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_2_fu_1823_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_2_fu_1823_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_2_fu_1103_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_4_fu_1829_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_4_fu_1829_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_6_fu_1835_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_6_fu_1835_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_5_fu_1106_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_8_fu_1841_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_8_fu_1841_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_10_fu_1847_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_10_fu_1847_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_12_fu_1853_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_12_fu_1853_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_14_fu_1859_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_14_fu_1859_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_16_fu_1865_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_16_fu_1865_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_18_fu_1871_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_18_fu_1871_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_20_fu_1877_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_20_fu_1877_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_22_fu_1883_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_22_fu_1883_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_1181_ce : STD_LOGIC;
    signal grp_fu_1190_ce : STD_LOGIC;
    signal grp_fu_1199_ce : STD_LOGIC;
    signal grp_fu_1208_ce : STD_LOGIC;
    signal grp_fu_1217_ce : STD_LOGIC;
    signal grp_fu_1226_ce : STD_LOGIC;
    signal grp_fu_1235_ce : STD_LOGIC;
    signal grp_fu_1244_ce : STD_LOGIC;
    signal grp_fu_1253_ce : STD_LOGIC;
    signal grp_fu_1262_ce : STD_LOGIC;
    signal grp_fu_1271_ce : STD_LOGIC;
    signal grp_fu_1280_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op148_store_state6 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_enable_state6_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op122_load_state6 : BOOLEAN;
    signal ap_enable_operation_122 : BOOLEAN;
    signal ap_predicate_op171_load_state7 : BOOLEAN;
    signal ap_enable_operation_171 : BOOLEAN;
    signal ap_enable_state7_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op134_load_state6 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_predicate_op182_load_state7 : BOOLEAN;
    signal ap_enable_operation_182 : BOOLEAN;
    signal ap_predicate_op202_store_state7 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_predicate_op149_store_state6 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_predicate_op124_load_state6 : BOOLEAN;
    signal ap_enable_operation_124 : BOOLEAN;
    signal ap_predicate_op172_load_state7 : BOOLEAN;
    signal ap_enable_operation_172 : BOOLEAN;
    signal ap_predicate_op136_load_state6 : BOOLEAN;
    signal ap_enable_operation_136 : BOOLEAN;
    signal ap_predicate_op185_load_state7 : BOOLEAN;
    signal ap_enable_operation_185 : BOOLEAN;
    signal ap_predicate_op203_store_state7 : BOOLEAN;
    signal ap_enable_operation_203 : BOOLEAN;
    signal ap_predicate_op150_store_state6 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op126_load_state6 : BOOLEAN;
    signal ap_enable_operation_126 : BOOLEAN;
    signal ap_predicate_op173_load_state7 : BOOLEAN;
    signal ap_enable_operation_173 : BOOLEAN;
    signal ap_predicate_op138_load_state6 : BOOLEAN;
    signal ap_enable_operation_138 : BOOLEAN;
    signal ap_predicate_op188_load_state7 : BOOLEAN;
    signal ap_enable_operation_188 : BOOLEAN;
    signal ap_predicate_op204_store_state7 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_predicate_op128_load_state6 : BOOLEAN;
    signal ap_enable_operation_128 : BOOLEAN;
    signal ap_predicate_op174_load_state7 : BOOLEAN;
    signal ap_enable_operation_174 : BOOLEAN;
    signal ap_predicate_op183_store_state7 : BOOLEAN;
    signal ap_enable_operation_183 : BOOLEAN;
    signal ap_predicate_op130_load_state6 : BOOLEAN;
    signal ap_enable_operation_130 : BOOLEAN;
    signal ap_predicate_op175_load_state7 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_predicate_op186_store_state7 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_predicate_op132_load_state6 : BOOLEAN;
    signal ap_enable_operation_132 : BOOLEAN;
    signal ap_predicate_op176_load_state7 : BOOLEAN;
    signal ap_enable_operation_176 : BOOLEAN;
    signal ap_predicate_op189_store_state7 : BOOLEAN;
    signal ap_enable_operation_189 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_576_p10 : STD_LOGIC_VECTOR (68 downto 0);
    signal mul_ln1118_10_fu_1847_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_12_fu_1853_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_14_fu_1859_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_16_fu_1865_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_18_fu_1871_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_20_fu_1877_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_22_fu_1883_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_2_fu_1823_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_4_fu_1829_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_6_fu_1835_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_8_fu_1841_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_fu_1817_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_condition_1676 : BOOLEAN;

    component ultra_net_mul_27njbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (68 downto 0) );
    end component;


    component ultra_net_mul_20skbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component ultra_net_mul_mullbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Resize_opr_lineardEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Resize_opr_linearg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_val_val_0_0_U : component Resize_opr_lineardEe
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_0_address0,
        ce0 => k_buf_val_val_0_0_ce0,
        we0 => k_buf_val_val_0_0_we0,
        d0 => ap_sig_allocacmp_tmp_92_load,
        q0 => k_buf_val_val_0_0_q0,
        address1 => k_buf_val_val_0_0_address1,
        ce1 => k_buf_val_val_0_0_ce1,
        we1 => k_buf_val_val_0_0_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_val_val_0_1_U : component Resize_opr_lineardEe
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_1_address0,
        ce0 => k_buf_val_val_0_1_ce0,
        we0 => k_buf_val_val_0_1_we0,
        d0 => ap_sig_allocacmp_tmp_91_load,
        q0 => k_buf_val_val_0_1_q0,
        address1 => k_buf_val_val_0_1_address1,
        ce1 => k_buf_val_val_0_1_ce1,
        we1 => k_buf_val_val_0_1_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_val_val_0_2_U : component Resize_opr_lineardEe
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_2_address0,
        ce0 => k_buf_val_val_0_2_ce0,
        we0 => k_buf_val_val_0_2_we0,
        d0 => ap_sig_allocacmp_s_val_2_029_load,
        q0 => k_buf_val_val_0_2_q0,
        address1 => k_buf_val_val_0_2_address1,
        ce1 => k_buf_val_val_0_2_ce1,
        we1 => k_buf_val_val_0_2_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_val_val_1_0_U : component Resize_opr_linearg8j
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_0_address0,
        ce0 => k_buf_val_val_1_0_ce0,
        q0 => k_buf_val_val_1_0_q0,
        address1 => k_buf_val_val_1_0_address1,
        ce1 => k_buf_val_val_1_0_ce1,
        we1 => k_buf_val_val_1_0_we1,
        d1 => k_buf_val_val_0_0_q0);

    k_buf_val_val_1_1_U : component Resize_opr_linearg8j
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_1_address0,
        ce0 => k_buf_val_val_1_1_ce0,
        q0 => k_buf_val_val_1_1_q0,
        address1 => k_buf_val_val_1_1_address1,
        ce1 => k_buf_val_val_1_1_ce1,
        we1 => k_buf_val_val_1_1_we1,
        d1 => k_buf_val_val_0_1_q0);

    k_buf_val_val_1_2_U : component Resize_opr_linearg8j
    generic map (
        DataWidth => 8,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_2_address0,
        ce0 => k_buf_val_val_1_2_ce0,
        q0 => k_buf_val_val_1_2_q0,
        address1 => k_buf_val_val_1_2_address1,
        ce1 => k_buf_val_val_1_2_ce1,
        we1 => k_buf_val_val_1_2_we1,
        d1 => k_buf_val_val_0_2_q0);

    ultra_net_mul_27njbC_U24 : component ultra_net_mul_27njbC
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 27,
        din1_WIDTH => 25,
        dout_WIDTH => 69)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_576_p0,
        din1 => grp_fu_576_p1,
        ce => grp_fu_576_ce,
        dout => grp_fu_576_p2);

    ultra_net_mul_20skbM_U25 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1181_p0,
        din1 => mul_ln1118_reg_2225,
        ce => grp_fu_1181_ce,
        dout => grp_fu_1181_p2);

    ultra_net_mul_20skbM_U26 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1190_p0,
        din1 => mul_ln1118_2_reg_2230,
        ce => grp_fu_1190_ce,
        dout => grp_fu_1190_p2);

    ultra_net_mul_20skbM_U27 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1199_p0,
        din1 => mul_ln1118_4_reg_2235,
        ce => grp_fu_1199_ce,
        dout => grp_fu_1199_p2);

    ultra_net_mul_20skbM_U28 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1208_p0,
        din1 => mul_ln1118_6_reg_2240,
        ce => grp_fu_1208_ce,
        dout => grp_fu_1208_p2);

    ultra_net_mul_20skbM_U29 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1217_p0,
        din1 => mul_ln1118_8_reg_2245,
        ce => grp_fu_1217_ce,
        dout => grp_fu_1217_p2);

    ultra_net_mul_20skbM_U30 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1226_p0,
        din1 => mul_ln1118_10_reg_2250,
        ce => grp_fu_1226_ce,
        dout => grp_fu_1226_p2);

    ultra_net_mul_20skbM_U31 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1235_p0,
        din1 => mul_ln1118_12_reg_2255,
        ce => grp_fu_1235_ce,
        dout => grp_fu_1235_p2);

    ultra_net_mul_20skbM_U32 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1244_p0,
        din1 => mul_ln1118_14_reg_2260,
        ce => grp_fu_1244_ce,
        dout => grp_fu_1244_p2);

    ultra_net_mul_20skbM_U33 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1253_p0,
        din1 => mul_ln1118_16_reg_2265,
        ce => grp_fu_1253_ce,
        dout => grp_fu_1253_p2);

    ultra_net_mul_20skbM_U34 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1262_p0,
        din1 => mul_ln1118_18_reg_2270,
        ce => grp_fu_1262_ce,
        dout => grp_fu_1262_p2);

    ultra_net_mul_20skbM_U35 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1271_p0,
        din1 => mul_ln1118_20_reg_2275,
        ce => grp_fu_1271_ce,
        dout => grp_fu_1271_p2);

    ultra_net_mul_20skbM_U36 : component ultra_net_mul_20skbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 20,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1280_p0,
        din1 => mul_ln1118_22_reg_2280,
        ce => grp_fu_1280_ce,
        dout => grp_fu_1280_p2);

    ultra_net_mul_mullbW_U37 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_fu_1817_p0,
        din1 => mul_ln1118_fu_1817_p1,
        dout => mul_ln1118_fu_1817_p2);

    ultra_net_mul_mullbW_U38 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_2_fu_1823_p0,
        din1 => mul_ln1118_2_fu_1823_p1,
        dout => mul_ln1118_2_fu_1823_p2);

    ultra_net_mul_mullbW_U39 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_4_fu_1829_p0,
        din1 => mul_ln1118_4_fu_1829_p1,
        dout => mul_ln1118_4_fu_1829_p2);

    ultra_net_mul_mullbW_U40 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_6_fu_1835_p0,
        din1 => mul_ln1118_6_fu_1835_p1,
        dout => mul_ln1118_6_fu_1835_p2);

    ultra_net_mul_mullbW_U41 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_8_fu_1841_p0,
        din1 => mul_ln1118_8_fu_1841_p1,
        dout => mul_ln1118_8_fu_1841_p2);

    ultra_net_mul_mullbW_U42 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_10_fu_1847_p0,
        din1 => mul_ln1118_10_fu_1847_p1,
        dout => mul_ln1118_10_fu_1847_p2);

    ultra_net_mul_mullbW_U43 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_12_fu_1853_p0,
        din1 => mul_ln1118_12_fu_1853_p1,
        dout => mul_ln1118_12_fu_1853_p2);

    ultra_net_mul_mullbW_U44 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_14_fu_1859_p0,
        din1 => mul_ln1118_14_fu_1859_p1,
        dout => mul_ln1118_14_fu_1859_p2);

    ultra_net_mul_mullbW_U45 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_16_fu_1865_p0,
        din1 => mul_ln1118_16_fu_1865_p1,
        dout => mul_ln1118_16_fu_1865_p2);

    ultra_net_mul_mullbW_U46 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_18_fu_1871_p0,
        din1 => mul_ln1118_18_fu_1871_p1,
        dout => mul_ln1118_18_fu_1871_p2);

    ultra_net_mul_mullbW_U47 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_20_fu_1877_p0,
        din1 => mul_ln1118_20_fu_1877_p1,
        dout => mul_ln1118_20_fu_1877_p2);

    ultra_net_mul_mullbW_U48 : component ultra_net_mul_mullbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 20,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln1118_22_fu_1883_p0,
        din1 => mul_ln1118_22_fu_1883_p1,
        dout => mul_ln1118_22_fu_1883_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2313_fu_525_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2314_fu_561_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln2313_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter4_state7)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif (((icmp_ln2313_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= k_buf_val_val_0_0_q0;
            elsif (((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= k_buf_val_val_1_0_q0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= k_buf_val_val_0_1_q0;
            elsif (((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= k_buf_val_val_1_1_q0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2403_1_reg_2137 = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= k_buf_val_val_0_2_q0;
            elsif (((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= k_buf_val_val_1_2_q0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446;
            end if; 
        end if;
    end process;

    p_Val2_31_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_31_reg_434 <= j_reg_1998;
            elsif (((icmp_ln2313_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_31_reg_434 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                p_Val2_s_reg_423 <= i_reg_1974;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_423 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    row_rd_0_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                row_rd_0_fu_172 <= select_ln2350_1_fu_907_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_rd_0_fu_172 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    row_wr_1_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                row_wr_1_fu_168 <= row_wr_2_fu_914_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_wr_1_fu_168 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_0_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                win_val_0_val_1_0_fu_188 <= p_src_data_stream_0_V_dout;
            elsif ((((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                win_val_0_val_1_0_fu_188 <= k_buf_val_val_0_0_q0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                win_val_0_val_1_1_fu_192 <= p_src_data_stream_1_V_dout;
            elsif ((((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                win_val_0_val_1_1_fu_192 <= k_buf_val_val_0_1_q0;
            end if; 
        end if;
    end process;

    win_val_0_val_1_2_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                win_val_0_val_1_2_fu_196 <= p_src_data_stream_2_V_dout;
            elsif ((((ap_const_lv1_0 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln2403_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                win_val_0_val_1_2_fu_196 <= k_buf_val_val_0_2_q0;
            end if; 
        end if;
    end process;

    x_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_1_fu_176 <= x_fu_963_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_1_fu_176 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range1_all_ones_1_reg_2478 <= Range1_all_ones_1_fu_1474_p2;
                Range1_all_ones_2_reg_2508 <= Range1_all_ones_2_fu_1574_p2;
                Range1_all_ones_reg_2448 <= Range1_all_ones_fu_1374_p2;
                Range1_all_zeros_1_reg_2484 <= Range1_all_zeros_1_fu_1480_p2;
                Range1_all_zeros_2_reg_2514 <= Range1_all_zeros_2_fu_1580_p2;
                Range1_all_zeros_reg_2454 <= Range1_all_zeros_fu_1380_p2;
                carry_1_reg_2442 <= carry_1_fu_1358_p2;
                carry_3_reg_2472 <= carry_3_fu_1458_p2;
                carry_5_reg_2502 <= carry_5_fu_1558_p2;
                p_Result_10_reg_2429 <= add_ln1192_1_fu_1294_p2(47 downto 47);
                p_Result_12_reg_2459 <= add_ln1192_3_fu_1394_p2(47 downto 47);
                p_Result_14_reg_2489 <= add_ln1192_5_fu_1494_p2(47 downto 47);
                p_Val2_41_reg_2436 <= p_Val2_41_fu_1338_p2;
                p_Val2_44_reg_2466 <= p_Val2_44_fu_1438_p2;
                p_Val2_47_reg_2496 <= p_Val2_47_fu_1538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln2403_reg_2141 <= and_ln2403_fu_945_p2;
                icmp_ln2403_1_reg_2137 <= icmp_ln2403_1_fu_940_p2;
                icmp_ln2403_reg_2133 <= icmp_ln2403_fu_934_p2;
                k_buf_val_val_0_0_ad_reg_2115 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
                k_buf_val_val_0_1_ad_reg_2121 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
                k_buf_val_val_0_2_ad_reg_2127 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln2426_reg_2145 <= and_ln2426_fu_969_p2;
                icmp_ln1494_1_reg_2064 <= icmp_ln1494_1_fu_861_p2;
                icmp_ln2345_reg_2069 <= icmp_ln2345_fu_867_p2;
                select_ln2350_1_reg_2074 <= select_ln2350_1_fu_907_p3;
                sext_ln2401_reg_2078 <= sext_ln2401_fu_921_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln2426_reg_2145_pp0_iter4_reg <= and_ln2426_reg_2145;
                and_ln2426_reg_2145_pp0_iter5_reg <= and_ln2426_reg_2145_pp0_iter4_reg;
                and_ln2426_reg_2145_pp0_iter6_reg <= and_ln2426_reg_2145_pp0_iter5_reg;
                and_ln2426_reg_2145_pp0_iter7_reg <= and_ln2426_reg_2145_pp0_iter6_reg;
                and_ln2426_reg_2145_pp0_iter8_reg <= and_ln2426_reg_2145_pp0_iter7_reg;
                icmp_ln1494_reg_2026_pp0_iter3_reg <= icmp_ln1494_reg_2026;
                icmp_ln2314_reg_1994_pp0_iter2_reg <= icmp_ln2314_reg_1994_pp0_iter1_reg;
                icmp_ln2314_reg_1994_pp0_iter3_reg <= icmp_ln2314_reg_1994_pp0_iter2_reg;
                icmp_ln2314_reg_1994_pp0_iter4_reg <= icmp_ln2314_reg_1994_pp0_iter3_reg;
                icmp_ln2340_reg_2041_pp0_iter3_reg <= icmp_ln2340_reg_2041;
                    p_Val2_38_reg_2175_pp0_iter5_reg(17) <= p_Val2_38_reg_2175(17);    p_Val2_38_reg_2175_pp0_iter5_reg(19) <= p_Val2_38_reg_2175(19);
                    p_Val2_39_reg_2181_pp0_iter5_reg(19 downto 15) <= p_Val2_39_reg_2181(19 downto 15);
                    sub_ln731_1_reg_2036_pp0_iter3_reg(17 downto 14) <= sub_ln731_1_reg_2036(17 downto 14);
                    sub_ln731_reg_2031_pp0_iter3_reg(17) <= sub_ln731_reg_2031(17);
                    v1_V_reg_2169_pp0_iter5_reg(19 downto 15) <= v1_V_reg_2169(19 downto 15);
                win_val_0_val_1_0_1_reg_2149 <= win_val_0_val_1_0_fu_188;
                win_val_0_val_1_1_1_reg_2154 <= win_val_0_val_1_1_fu_192;
                win_val_0_val_1_2_1_reg_2159 <= win_val_0_val_1_2_fu_196;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476;
                ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461;
                ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446;
                j_reg_1998 <= j_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476;
                ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461;
                ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476;
                ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461;
                ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476;
                ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461;
                ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_wr_reg_2059 <= col_wr_fu_826_p2;
                    fy_V_reg_2014(31 downto 14) <= fy_V_fu_634_p2(31 downto 14);
                icmp_ln1494_reg_2026 <= icmp_ln1494_fu_740_p2;
                icmp_ln2340_reg_2041 <= icmp_ln2340_fu_796_p2;
                icmp_ln2350_reg_2051 <= icmp_ln2350_fu_810_p2;
                pre_fx_reg_2046 <= pre_fx_fu_802_p3;
                    sub_ln731_1_reg_2036(17 downto 14) <= sub_ln731_1_fu_790_p2(17 downto 14);
                    sub_ln731_reg_2031(17) <= sub_ln731_fu_768_p2(17);
                sy_1_reg_2019 <= sy_1_fu_710_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dy_reg_2008 <= grp_fu_576_p2(52 downto 43);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_1974 <= i_fu_531_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln2314_reg_1994 <= icmp_ln2314_fu_561_p2;
                icmp_ln2314_reg_1994_pp0_iter1_reg <= icmp_ln2314_reg_1994;
                p_Val2_31_reg_434_pp0_iter1_reg <= p_Val2_31_reg_434;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2313_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln2361_reg_1989 <= icmp_ln2361_fu_555_p2;
                sext_ln2357_reg_1984 <= sext_ln2357_fu_551_p1;
                    t_V_9_reg_1979(24 downto 16) <= t_V_9_fu_537_p3(24 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_10_reg_2250 <= mul_ln1118_10_fu_1847_p2;
                mul_ln1118_12_reg_2255 <= mul_ln1118_12_fu_1853_p2;
                mul_ln1118_14_reg_2260 <= mul_ln1118_14_fu_1859_p2;
                mul_ln1118_16_reg_2265 <= mul_ln1118_16_fu_1865_p2;
                mul_ln1118_18_reg_2270 <= mul_ln1118_18_fu_1871_p2;
                mul_ln1118_20_reg_2275 <= mul_ln1118_20_fu_1877_p2;
                mul_ln1118_22_reg_2280 <= mul_ln1118_22_fu_1883_p2;
                mul_ln1118_2_reg_2230 <= mul_ln1118_2_fu_1823_p2;
                mul_ln1118_4_reg_2235 <= mul_ln1118_4_fu_1829_p2;
                mul_ln1118_6_reg_2240 <= mul_ln1118_6_fu_1835_p2;
                mul_ln1118_8_reg_2245 <= mul_ln1118_8_fu_1841_p2;
                mul_ln1118_reg_2225 <= mul_ln1118_fu_1817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_11_reg_2394 <= grp_fu_1226_p2;
                mul_ln1118_13_reg_2399 <= grp_fu_1235_p2;
                mul_ln1118_15_reg_2404 <= grp_fu_1244_p2;
                mul_ln1118_17_reg_2409 <= grp_fu_1253_p2;
                mul_ln1118_19_reg_2414 <= grp_fu_1262_p2;
                mul_ln1118_1_reg_2369 <= grp_fu_1181_p2;
                mul_ln1118_21_reg_2419 <= grp_fu_1271_p2;
                mul_ln1118_23_reg_2424 <= grp_fu_1280_p2;
                mul_ln1118_3_reg_2374 <= grp_fu_1190_p2;
                mul_ln1118_5_reg_2379 <= grp_fu_1199_p2;
                mul_ln1118_7_reg_2384 <= grp_fu_1208_p2;
                mul_ln1118_9_reg_2389 <= grp_fu_1217_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    p_Val2_38_reg_2175(17) <= p_Val2_38_fu_1038_p3(17);    p_Val2_38_reg_2175(19) <= p_Val2_38_fu_1038_p3(19);
                    p_Val2_39_reg_2181(19 downto 15) <= p_Val2_39_fu_1045_p3(19 downto 15);
                    u1_V_reg_2164(19 downto 17) <= u1_V_fu_1026_p2(19 downto 17);
                    v1_V_reg_2169(19 downto 15) <= v1_V_fu_1032_p2(19 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_91_fu_184 <= p_src_data_stream_1_V_dout;
                tmp_92_fu_212 <= p_src_data_stream_0_V_dout;
                tmp_fu_180 <= p_src_data_stream_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2314_reg_1994_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                win_val_1_val_1_0_fu_200 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476;
                win_val_1_val_1_1_fu_204 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461;
                win_val_1_val_1_2_fu_208 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446;
            end if;
        end if;
    end process;
    t_V_9_reg_1979(15 downto 0) <= "0000000000000000";
    fy_V_reg_2014(13 downto 0) <= "10000000000000";
    sub_ln731_reg_2031(16 downto 0) <= "01000000000000000";
    sub_ln731_reg_2031_pp0_iter3_reg(16 downto 0) <= "01000000000000000";
    sub_ln731_1_reg_2036(13 downto 0) <= "10000000000000";
    sub_ln731_1_reg_2036_pp0_iter3_reg(13 downto 0) <= "10000000000000";
    u1_V_reg_2164(16 downto 0) <= "00000000000000000";
    v1_V_reg_2169(14 downto 0) <= "000000000000000";
    v1_V_reg_2169_pp0_iter5_reg(14 downto 0) <= "000000000000000";
    p_Val2_38_reg_2175(16 downto 0) <= "00000000000000000";
    p_Val2_38_reg_2175(18) <= '0';
    p_Val2_38_reg_2175_pp0_iter5_reg(16 downto 0) <= "00000000000000000";
    p_Val2_38_reg_2175_pp0_iter5_reg(18) <= '0';
    p_Val2_39_reg_2181(14 downto 0) <= "000000000000000";
    p_Val2_39_reg_2181_pp0_iter5_reg(14 downto 0) <= "000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, icmp_ln2313_fu_525_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2313_fu_525_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1474_p2 <= "1" when (p_Result_i_i1_fu_1464_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_2_fu_1574_p2 <= "1" when (p_Result_i_i2_fu_1564_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_fu_1374_p2 <= "1" when (p_Result_i_i_fu_1364_p4 = ap_const_lv4_F) else "0";
    Range1_all_zeros_1_fu_1480_p2 <= "1" when (p_Result_i_i1_fu_1464_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_2_fu_1580_p2 <= "1" when (p_Result_i_i2_fu_1564_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_fu_1380_p2 <= "1" when (p_Result_i_i_fu_1364_p4 = ap_const_lv4_0) else "0";
    add_ln1192_1_fu_1294_p2 <= std_logic_vector(unsigned(add_ln1192_fu_1286_p2) + unsigned(add_ln1192_2_fu_1290_p2));
    add_ln1192_2_fu_1290_p2 <= std_logic_vector(unsigned(mul_ln1118_7_reg_2384) + unsigned(mul_ln1118_1_reg_2369));
    add_ln1192_3_fu_1394_p2 <= std_logic_vector(unsigned(add_ln1192_4_fu_1386_p2) + unsigned(add_ln1192_6_fu_1390_p2));
    add_ln1192_4_fu_1386_p2 <= std_logic_vector(unsigned(mul_ln1118_13_reg_2399) + unsigned(mul_ln1118_11_reg_2394));
    add_ln1192_5_fu_1494_p2 <= std_logic_vector(unsigned(add_ln1192_7_fu_1486_p2) + unsigned(add_ln1192_8_fu_1490_p2));
    add_ln1192_6_fu_1390_p2 <= std_logic_vector(unsigned(mul_ln1118_15_reg_2404) + unsigned(mul_ln1118_9_reg_2389));
    add_ln1192_7_fu_1486_p2 <= std_logic_vector(unsigned(mul_ln1118_21_reg_2419) + unsigned(mul_ln1118_19_reg_2414));
    add_ln1192_8_fu_1490_p2 <= std_logic_vector(unsigned(mul_ln1118_23_reg_2424) + unsigned(mul_ln1118_17_reg_2409));
    add_ln1192_fu_1286_p2 <= std_logic_vector(unsigned(mul_ln1118_5_reg_2379) + unsigned(mul_ln1118_3_reg_2374));
    add_ln2357_fu_545_p2 <= std_logic_vector(unsigned(zext_ln2313_fu_521_p1) + unsigned(ap_const_lv10_3FF));
    add_ln2378_fu_816_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(zext_ln2314_fu_592_p1));
    add_ln703_fu_628_p2 <= std_logic_vector(signed(sext_ln703_1_fu_624_p1) + signed(sext_ln703_fu_613_p1));
    and_ln2403_fu_945_p2 <= (icmp_ln2403_fu_934_p2 and icmp_ln2403_1_fu_940_p2);
    and_ln2426_fu_969_p2 <= (row_wr_2_fu_914_p3 and col_wr_reg_2059);
    and_ln340_1_fu_1705_p2 <= (or_ln785_1_fu_1683_p2 and or_ln340_2_fu_1699_p2);
    and_ln340_2_fu_1782_p2 <= (or_ln785_2_fu_1760_p2 and or_ln340_4_fu_1776_p2);
    and_ln340_fu_1628_p2 <= (or_ln785_fu_1606_p2 and or_ln340_fu_1622_p2);
    and_ln781_1_fu_1668_p2 <= (carry_3_reg_2472 and Range1_all_ones_1_reg_2478);
    and_ln781_2_fu_1745_p2 <= (carry_5_reg_2502 and Range1_all_ones_2_reg_2508);
    and_ln781_fu_1591_p2 <= (carry_1_reg_2442 and Range1_all_ones_reg_2448);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(3);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_predicate_op198_read_state7, ap_predicate_op199_read_state7, ap_predicate_op200_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op199_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op198_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_predicate_op198_read_state7, ap_predicate_op199_read_state7, ap_predicate_op200_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op199_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op198_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_predicate_op198_read_state7, ap_predicate_op199_read_state7, ap_predicate_op200_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op199_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op198_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter9_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, and_ln2426_reg_2145_pp0_iter8_reg)
    begin
                ap_block_state12_pp0_stage0_iter9 <= (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op198_read_state7, ap_predicate_op199_read_state7, ap_predicate_op200_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter4 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op199_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op198_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1676_assign_proc : process(ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_1676 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter4_state7_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter4_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter4_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln2313_fu_525_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2313_fu_525_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_122_assign_proc : process(ap_predicate_op122_load_state6)
    begin
                ap_enable_operation_122 <= (ap_predicate_op122_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_124_assign_proc : process(ap_predicate_op124_load_state6)
    begin
                ap_enable_operation_124 <= (ap_predicate_op124_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_126_assign_proc : process(ap_predicate_op126_load_state6)
    begin
                ap_enable_operation_126 <= (ap_predicate_op126_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_128_assign_proc : process(ap_predicate_op128_load_state6)
    begin
                ap_enable_operation_128 <= (ap_predicate_op128_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_130_assign_proc : process(ap_predicate_op130_load_state6)
    begin
                ap_enable_operation_130 <= (ap_predicate_op130_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_132_assign_proc : process(ap_predicate_op132_load_state6)
    begin
                ap_enable_operation_132 <= (ap_predicate_op132_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_134_assign_proc : process(ap_predicate_op134_load_state6)
    begin
                ap_enable_operation_134 <= (ap_predicate_op134_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_136_assign_proc : process(ap_predicate_op136_load_state6)
    begin
                ap_enable_operation_136 <= (ap_predicate_op136_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_138_assign_proc : process(ap_predicate_op138_load_state6)
    begin
                ap_enable_operation_138 <= (ap_predicate_op138_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(ap_predicate_op148_store_state6)
    begin
                ap_enable_operation_148 <= (ap_predicate_op148_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_store_state6)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_store_state6)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_171_assign_proc : process(ap_predicate_op171_load_state7)
    begin
                ap_enable_operation_171 <= (ap_predicate_op171_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_172_assign_proc : process(ap_predicate_op172_load_state7)
    begin
                ap_enable_operation_172 <= (ap_predicate_op172_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_173_assign_proc : process(ap_predicate_op173_load_state7)
    begin
                ap_enable_operation_173 <= (ap_predicate_op173_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_174_assign_proc : process(ap_predicate_op174_load_state7)
    begin
                ap_enable_operation_174 <= (ap_predicate_op174_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_175_assign_proc : process(ap_predicate_op175_load_state7)
    begin
                ap_enable_operation_175 <= (ap_predicate_op175_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_176_assign_proc : process(ap_predicate_op176_load_state7)
    begin
                ap_enable_operation_176 <= (ap_predicate_op176_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_182_assign_proc : process(ap_predicate_op182_load_state7)
    begin
                ap_enable_operation_182 <= (ap_predicate_op182_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_183_assign_proc : process(ap_predicate_op183_store_state7)
    begin
                ap_enable_operation_183 <= (ap_predicate_op183_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_185_assign_proc : process(ap_predicate_op185_load_state7)
    begin
                ap_enable_operation_185 <= (ap_predicate_op185_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_186_assign_proc : process(ap_predicate_op186_store_state7)
    begin
                ap_enable_operation_186 <= (ap_predicate_op186_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_188_assign_proc : process(ap_predicate_op188_load_state7)
    begin
                ap_enable_operation_188 <= (ap_predicate_op188_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_189_assign_proc : process(ap_predicate_op189_store_state7)
    begin
                ap_enable_operation_189 <= (ap_predicate_op189_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_202_assign_proc : process(ap_predicate_op202_store_state7)
    begin
                ap_enable_operation_202 <= (ap_predicate_op202_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_203_assign_proc : process(ap_predicate_op203_store_state7)
    begin
                ap_enable_operation_203 <= (ap_predicate_op203_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_204_assign_proc : process(ap_predicate_op204_store_state7)
    begin
                ap_enable_operation_204 <= (ap_predicate_op204_store_state7 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state6_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state6_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state7_pp0_iter4_stage0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state7_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_Val2_31_phi_fu_438_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln2314_reg_1994, p_Val2_31_reg_434, ap_CS_fsm_pp0_stage0, j_reg_1998, ap_enable_reg_pp0_iter1)
    begin
        if (((icmp_ln2314_reg_1994 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_Val2_31_phi_fu_438_p4 <= j_reg_1998;
        else 
            ap_phi_mux_p_Val2_31_phi_fu_438_p4 <= p_Val2_31_reg_434;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446 <= "XXXXXXXX";

    ap_predicate_op122_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op122_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op124_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op126_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op126_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op128_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op130_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op130_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op132_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op132_load_state6 <= ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op134_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op134_load_state6 <= ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op136_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op136_load_state6 <= ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op138_load_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3)
    begin
                ap_predicate_op138_load_state6 <= ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op148_store_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2)
    begin
                ap_predicate_op148_store_state6 <= ((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_store_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2)
    begin
                ap_predicate_op149_store_state6 <= ((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_store_state6_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2)
    begin
                ap_predicate_op150_store_state6 <= ((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op171_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op171_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op172_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op172_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op173_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op173_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op174_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op174_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op175_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op175_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op176_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op176_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_0) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op182_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op182_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op183_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op183_store_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op185_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op185_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op186_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op186_store_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op188_load_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op188_load_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op189_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074)
    begin
                ap_predicate_op189_store_state7 <= ((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op198_read_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op198_read_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op199_read_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op199_read_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op200_read_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op200_read_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op202_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op202_store_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op203_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op203_store_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op204_store_state7_assign_proc : process(icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
                ap_predicate_op204_store_state7 <= ((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_sig_allocacmp_s_val_2_029_load_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, tmp_fu_180)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_s_val_2_029_load <= p_src_data_stream_2_V_dout;
        else 
            ap_sig_allocacmp_s_val_2_029_load <= tmp_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_91_load_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, tmp_91_fu_184)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_tmp_91_load <= p_src_data_stream_1_V_dout;
        else 
            ap_sig_allocacmp_tmp_91_load <= tmp_91_fu_184;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_92_load_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, tmp_92_fu_212)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_tmp_92_load <= p_src_data_stream_0_V_dout;
        else 
            ap_sig_allocacmp_tmp_92_load <= tmp_92_fu_212;
        end if; 
    end process;

    carry_1_fu_1358_p2 <= (xor_ln416_fu_1352_p2 and p_Result_11_fu_1318_p3);
    carry_3_fu_1458_p2 <= (xor_ln416_1_fu_1452_p2 and p_Result_13_fu_1418_p3);
    carry_5_fu_1558_p2 <= (xor_ln416_2_fu_1552_p2 and p_Result_15_fu_1518_p3);
    col_wr_fu_826_p2 <= "1" when (pre_fx_fu_802_p3 = sext_ln2378_fu_822_p1) else "0";
    deleted_zeros_1_fu_1663_p3 <= 
        Range1_all_ones_1_reg_2478 when (carry_3_reg_2472(0) = '1') else 
        Range1_all_zeros_1_reg_2484;
    deleted_zeros_2_fu_1740_p3 <= 
        Range1_all_ones_2_reg_2508 when (carry_5_reg_2502(0) = '1') else 
        Range1_all_zeros_2_reg_2514;
    deleted_zeros_fu_1586_p3 <= 
        Range1_all_ones_reg_2448 when (carry_1_reg_2442(0) = '1') else 
        Range1_all_zeros_reg_2454;
    fx_V_fu_652_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(zext_ln703_fu_648_p1));
    fy_V_fu_634_p2 <= std_logic_vector(unsigned(ap_const_lv32_A000) + unsigned(add_ln703_fu_628_p2));

    grp_fu_1181_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1181_ce <= ap_const_logic_1;
        else 
            grp_fu_1181_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1181_p0 <= sext_ln1118_1_fu_1169_p1(20 - 1 downto 0);

    grp_fu_1190_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1190_ce <= ap_const_logic_1;
        else 
            grp_fu_1190_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1190_p0 <= sext_ln1118_3_fu_1172_p1(20 - 1 downto 0);

    grp_fu_1199_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1199_ce <= ap_const_logic_1;
        else 
            grp_fu_1199_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1199_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_1208_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1208_ce <= ap_const_logic_1;
        else 
            grp_fu_1208_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1208_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_1217_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1217_ce <= ap_const_logic_1;
        else 
            grp_fu_1217_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1217_p0 <= sext_ln1118_1_fu_1169_p1(20 - 1 downto 0);

    grp_fu_1226_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1226_ce <= ap_const_logic_1;
        else 
            grp_fu_1226_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1226_p0 <= sext_ln1118_3_fu_1172_p1(20 - 1 downto 0);

    grp_fu_1235_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1235_ce <= ap_const_logic_1;
        else 
            grp_fu_1235_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1235_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_1244_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1244_ce <= ap_const_logic_1;
        else 
            grp_fu_1244_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1244_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_1253_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1253_ce <= ap_const_logic_1;
        else 
            grp_fu_1253_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1253_p0 <= sext_ln1118_1_fu_1169_p1(20 - 1 downto 0);

    grp_fu_1262_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1262_ce <= ap_const_logic_1;
        else 
            grp_fu_1262_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1262_p0 <= sext_ln1118_3_fu_1172_p1(20 - 1 downto 0);

    grp_fu_1271_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1271_ce <= ap_const_logic_1;
        else 
            grp_fu_1271_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1271_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_1280_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1280_ce <= ap_const_logic_1;
        else 
            grp_fu_1280_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1280_p0 <= sext_ln1118_4_fu_1175_p1(20 - 1 downto 0);

    grp_fu_576_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_576_ce <= ap_const_logic_1;
        else 
            grp_fu_576_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_576_p0 <= ap_const_lv69_38E38E4(27 - 1 downto 0);
    grp_fu_576_p1 <= grp_fu_576_p10(25 - 1 downto 0);
    grp_fu_576_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_9_reg_1979),69));
    i_fu_531_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_423) + unsigned(ap_const_lv9_1));
    icmp_ln1494_1_fu_861_p2 <= "1" when (signed(ret_V_136_fu_855_p2) > signed(ap_const_lv33_0)) else "0";
    icmp_ln1494_fu_740_p2 <= "1" when (signed(ret_V_135_fu_734_p2) > signed(ap_const_lv33_0)) else "0";
    icmp_ln2313_fu_525_p2 <= "1" when (unsigned(p_Val2_s_reg_423) < unsigned(ap_const_lv9_168)) else "0";
    icmp_ln2314_fu_561_p2 <= "1" when (unsigned(ap_phi_mux_p_Val2_31_phi_fu_438_p4) < unsigned(ap_const_lv10_280)) else "0";
    icmp_ln2340_fu_796_p2 <= "1" when (signed(ret_V_140_fu_658_p4) > signed(ap_const_lv16_27F)) else "0";
    icmp_ln2345_fu_867_p2 <= "1" when (signed(sy_1_reg_2019) > signed(ap_const_lv16_167)) else "0";
    icmp_ln2350_fu_810_p2 <= "1" when (p_Val2_31_reg_434_pp0_iter1_reg = ap_const_lv10_0) else "0";
    icmp_ln2361_fu_555_p2 <= "1" when (p_Val2_s_reg_423 = ap_const_lv9_0) else "0";
    icmp_ln2364_fu_884_p2 <= "0" when (pre_fy_fu_872_p3 = ap_const_lv16_FFF6) else "1";
    icmp_ln2403_1_fu_940_p2 <= "1" when (signed(pre_fx_reg_2046) < signed(ap_const_lv16_27F)) else "0";
    icmp_ln2403_fu_934_p2 <= "1" when (signed(pre_fy_fu_872_p3) < signed(ap_const_lv16_167)) else "0";
    icmp_ln851_fu_690_p2 <= "1" when (trunc_ln851_fu_686_p1 = ap_const_lv16_0) else "0";

    internal_ap_ready_assign_proc : process(icmp_ln2313_fu_525_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2313_fu_525_p2 = ap_const_lv1_0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_567_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_Val2_31_phi_fu_438_p4) + unsigned(ap_const_lv10_1));
    k_buf_val_val_0_0_ad_gep_fu_351_p3 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);

    k_buf_val_val_0_0_address0_assign_proc : process(select_ln2350_1_fu_907_p3, sext_ln2401_fu_921_p1, k_buf_val_val_0_0_ad_gep_fu_351_p3, ap_condition_1676)
    begin
        if ((ap_const_boolean_1 = ap_condition_1676)) then
            if ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1)) then 
                k_buf_val_val_0_0_address0 <= k_buf_val_val_0_0_ad_gep_fu_351_p3;
            elsif ((select_ln2350_1_fu_907_p3 = ap_const_lv1_0)) then 
                k_buf_val_val_0_0_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    k_buf_val_val_0_0_address1 <= k_buf_val_val_0_0_ad_reg_2115;

    k_buf_val_val_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if ((((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_0_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_0_we0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_0_1_ad_gep_fu_358_p3 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);

    k_buf_val_val_0_1_address0_assign_proc : process(select_ln2350_1_fu_907_p3, sext_ln2401_fu_921_p1, k_buf_val_val_0_1_ad_gep_fu_358_p3, ap_condition_1676)
    begin
        if ((ap_const_boolean_1 = ap_condition_1676)) then
            if ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1)) then 
                k_buf_val_val_0_1_address0 <= k_buf_val_val_0_1_ad_gep_fu_358_p3;
            elsif ((select_ln2350_1_fu_907_p3 = ap_const_lv1_0)) then 
                k_buf_val_val_0_1_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    k_buf_val_val_0_1_address1 <= k_buf_val_val_0_1_ad_reg_2121;

    k_buf_val_val_0_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if ((((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_val_val_0_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_1_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_1_we0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_1_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_0_2_ad_gep_fu_365_p3 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);

    k_buf_val_val_0_2_address0_assign_proc : process(select_ln2350_1_fu_907_p3, sext_ln2401_fu_921_p1, k_buf_val_val_0_2_ad_gep_fu_365_p3, ap_condition_1676)
    begin
        if ((ap_const_boolean_1 = ap_condition_1676)) then
            if ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1)) then 
                k_buf_val_val_0_2_address0 <= k_buf_val_val_0_2_ad_gep_fu_365_p3;
            elsif ((select_ln2350_1_fu_907_p3 = ap_const_lv1_0)) then 
                k_buf_val_val_0_2_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    k_buf_val_val_0_2_address1 <= k_buf_val_val_0_2_ad_reg_2127;

    k_buf_val_val_0_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if ((((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_val_val_0_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_2_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln2314_reg_1994_pp0_iter2_reg, select_ln2350_1_fu_907_p3, icmp_ln2403_fu_934_p2, icmp_ln2403_1_fu_940_p2, and_ln2403_fu_945_p2, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln2403_fu_934_p2 = ap_const_lv1_1) and (select_ln2350_1_fu_907_p3 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2403_fu_945_p2) and (icmp_ln2403_1_fu_940_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_2_we0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_0_2_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_0_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
    k_buf_val_val_1_0_address1 <= sext_ln2401_reg_2078(10 - 1 downto 0);

    k_buf_val_val_1_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, ap_block_pp0_stage0_11001)
    begin
        if (((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_1_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
    k_buf_val_val_1_1_address1 <= sext_ln2401_reg_2078(10 - 1 downto 0);

    k_buf_val_val_1_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, ap_block_pp0_stage0_11001)
    begin
        if (((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_1_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_2_address0 <= sext_ln2401_fu_921_p1(10 - 1 downto 0);
    k_buf_val_val_1_2_address1 <= sext_ln2401_reg_2078(10 - 1 downto 0);

    k_buf_val_val_1_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_val_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, ap_block_pp0_stage0_11001)
    begin
        if (((select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_val_1_2_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

        lhs_V_1_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(fy_V_reg_2014),33));

    lhs_V_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(fx_V_fu_652_p2),33));
    mul_ln1118_10_fu_1847_p0 <= mul_ln1118_10_fu_1847_p00(8 - 1 downto 0);
    mul_ln1118_10_fu_1847_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461),28));
    mul_ln1118_10_fu_1847_p1 <= sext_ln1118_2_fu_1103_p1(20 - 1 downto 0);
    mul_ln1118_12_fu_1853_p0 <= mul_ln1118_12_fu_1853_p00(8 - 1 downto 0);
    mul_ln1118_12_fu_1853_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_1_1_reg_2154),28));
    mul_ln1118_12_fu_1853_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    mul_ln1118_14_fu_1859_p0 <= mul_ln1118_14_fu_1859_p00(8 - 1 downto 0);
    mul_ln1118_14_fu_1859_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_1_fu_192),28));
    mul_ln1118_14_fu_1859_p1 <= sext_ln1118_5_fu_1106_p1(20 - 1 downto 0);
    mul_ln1118_16_fu_1865_p0 <= mul_ln1118_16_fu_1865_p00(8 - 1 downto 0);
    mul_ln1118_16_fu_1865_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_val_1_2_fu_208),28));
    mul_ln1118_16_fu_1865_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    mul_ln1118_18_fu_1871_p0 <= mul_ln1118_18_fu_1871_p00(8 - 1 downto 0);
    mul_ln1118_18_fu_1871_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446),28));
    mul_ln1118_18_fu_1871_p1 <= sext_ln1118_2_fu_1103_p1(20 - 1 downto 0);
    mul_ln1118_20_fu_1877_p0 <= mul_ln1118_20_fu_1877_p00(8 - 1 downto 0);
    mul_ln1118_20_fu_1877_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_2_1_reg_2159),28));
    mul_ln1118_20_fu_1877_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    mul_ln1118_22_fu_1883_p0 <= mul_ln1118_22_fu_1883_p00(8 - 1 downto 0);
    mul_ln1118_22_fu_1883_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_2_fu_196),28));
    mul_ln1118_22_fu_1883_p1 <= sext_ln1118_5_fu_1106_p1(20 - 1 downto 0);
    mul_ln1118_2_fu_1823_p0 <= mul_ln1118_2_fu_1823_p00(8 - 1 downto 0);
    mul_ln1118_2_fu_1823_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476),28));
    mul_ln1118_2_fu_1823_p1 <= sext_ln1118_2_fu_1103_p1(20 - 1 downto 0);
    mul_ln1118_4_fu_1829_p0 <= mul_ln1118_4_fu_1829_p00(8 - 1 downto 0);
    mul_ln1118_4_fu_1829_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_0_1_reg_2149),28));
    mul_ln1118_4_fu_1829_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    mul_ln1118_6_fu_1835_p0 <= mul_ln1118_6_fu_1835_p00(8 - 1 downto 0);
    mul_ln1118_6_fu_1835_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_val_1_0_fu_188),28));
    mul_ln1118_6_fu_1835_p1 <= sext_ln1118_5_fu_1106_p1(20 - 1 downto 0);
    mul_ln1118_8_fu_1841_p0 <= mul_ln1118_8_fu_1841_p00(8 - 1 downto 0);
    mul_ln1118_8_fu_1841_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_val_1_1_fu_204),28));
    mul_ln1118_8_fu_1841_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    mul_ln1118_fu_1817_p0 <= mul_ln1118_fu_1817_p00(8 - 1 downto 0);
    mul_ln1118_fu_1817_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_val_1_0_fu_200),28));
    mul_ln1118_fu_1817_p1 <= sext_ln1118_fu_1100_p1(20 - 1 downto 0);
    neg_src_5_fu_1601_p2 <= (xor_ln781_fu_1595_p2 and p_Result_10_reg_2429);
    neg_src_6_fu_1678_p2 <= (xor_ln781_1_fu_1672_p2 and p_Result_12_reg_2459);
    neg_src_fu_1755_p2 <= (xor_ln781_2_fu_1749_p2 and p_Result_14_reg_2489);
    or_ln1494_1_fu_902_p2 <= (or_ln1494_fu_897_p2 or icmp_ln2361_reg_1989);
    or_ln1494_fu_897_p2 <= (icmp_ln2364_fu_884_p2 or icmp_ln2350_reg_2051);
    or_ln340_1_fu_1634_p2 <= (overflow_fu_1611_p2 or or_ln340_fu_1622_p2);
    or_ln340_2_fu_1699_p2 <= (xor_ln340_1_fu_1694_p2 or and_ln781_1_fu_1668_p2);
    or_ln340_3_fu_1711_p2 <= (overflow_1_fu_1688_p2 or or_ln340_2_fu_1699_p2);
    or_ln340_4_fu_1776_p2 <= (xor_ln340_2_fu_1771_p2 or and_ln781_2_fu_1745_p2);
    or_ln340_5_fu_1788_p2 <= (overflow_2_fu_1765_p2 or or_ln340_4_fu_1776_p2);
    or_ln340_fu_1622_p2 <= (xor_ln340_fu_1617_p2 or and_ln781_fu_1591_p2);
    or_ln785_1_fu_1683_p2 <= (p_Result_12_reg_2459 or deleted_zeros_1_fu_1663_p3);
    or_ln785_2_fu_1760_p2 <= (p_Result_14_reg_2489 or deleted_zeros_2_fu_1740_p3);
    or_ln785_fu_1606_p2 <= (p_Result_10_reg_2429 or deleted_zeros_fu_1586_p3);
    overflow_1_fu_1688_p2 <= (or_ln785_1_fu_1683_p2 xor ap_const_lv1_1);
    overflow_2_fu_1765_p2 <= (or_ln785_2_fu_1760_p2 xor ap_const_lv1_1);
    overflow_fu_1611_p2 <= (or_ln785_fu_1606_p2 xor ap_const_lv1_1);
    p_Result_11_fu_1318_p3 <= add_ln1192_1_fu_1294_p2(43 downto 43);
    p_Result_13_fu_1418_p3 <= add_ln1192_3_fu_1394_p2(43 downto 43);
    p_Result_15_fu_1518_p3 <= add_ln1192_5_fu_1494_p2(43 downto 43);
    p_Result_i_i1_fu_1464_p4 <= add_ln1192_3_fu_1394_p2(47 downto 44);
    p_Result_i_i2_fu_1564_p4 <= add_ln1192_5_fu_1494_p2(47 downto 44);
    p_Result_i_i_fu_1364_p4 <= add_ln1192_1_fu_1294_p2(47 downto 44);
    p_Result_s_fu_678_p3 <= fy_V_fu_634_p2(31 downto 31);
    p_Val2_36_fu_1005_p3 <= 
        u_V_fu_998_p3 when (icmp_ln1494_reg_2026_pp0_iter3_reg(0) = '1') else 
        ap_const_lv20_0;
    p_Val2_37_fu_1019_p3 <= 
        v_V_fu_1012_p3 when (icmp_ln1494_1_reg_2064(0) = '1') else 
        ap_const_lv20_0;
    p_Val2_38_fu_1038_p3 <= 
        ap_const_lv20_0 when (icmp_ln2340_reg_2041_pp0_iter3_reg(0) = '1') else 
        p_Val2_36_fu_1005_p3;
    p_Val2_39_fu_1045_p3 <= 
        ap_const_lv20_0 when (icmp_ln2345_reg_2069(0) = '1') else 
        p_Val2_37_fu_1019_p3;
    p_Val2_40_fu_1308_p4 <= add_ln1192_1_fu_1294_p2(43 downto 36);
    p_Val2_41_fu_1338_p2 <= std_logic_vector(unsigned(zext_ln415_fu_1334_p1) + unsigned(p_Val2_40_fu_1308_p4));
    p_Val2_43_fu_1408_p4 <= add_ln1192_3_fu_1394_p2(43 downto 36);
    p_Val2_44_fu_1438_p2 <= std_logic_vector(unsigned(zext_ln415_1_fu_1434_p1) + unsigned(p_Val2_43_fu_1408_p4));
    p_Val2_46_fu_1508_p4 <= add_ln1192_5_fu_1494_p2(43 downto 36);
    p_Val2_47_fu_1538_p2 <= std_logic_vector(unsigned(zext_ln415_2_fu_1534_p1) + unsigned(p_Val2_46_fu_1508_p4));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        select_ln340_fu_1640_p3 when (or_ln340_1_fu_1634_p2(0) = '1') else 
        select_ln396_fu_1647_p3;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        select_ln340_2_fu_1717_p3 when (or_ln340_3_fu_1711_p2(0) = '1') else 
        select_ln396_1_fu_1724_p3;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        select_ln340_4_fu_1794_p3 when (or_ln340_5_fu_1788_p2(0) = '1') else 
        select_ln396_2_fu_1801_p3;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, and_ln2426_reg_2145_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln2426_reg_2145_pp0_iter8_reg) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op198_read_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op198_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op199_read_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op199_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, icmp_ln2314_reg_1994_pp0_iter3_reg, select_ln2350_1_reg_2074, and_ln2403_reg_2141)
    begin
        if (((ap_const_lv1_1 = and_ln2403_reg_2141) and (select_ln2350_1_reg_2074 = ap_const_lv1_1) and (icmp_ln2314_reg_1994_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op200_read_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op200_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    pre_fx_fu_802_p3 <= 
        ap_const_lv16_27F when (icmp_ln2340_fu_796_p2(0) = '1') else 
        ret_V_140_fu_658_p4;
    pre_fy_fu_872_p3 <= 
        ap_const_lv16_167 when (icmp_ln2345_fu_867_p2(0) = '1') else 
        sy_1_reg_2019;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_134_fu_696_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_fu_668_p4));
    ret_V_135_fu_734_p2 <= std_logic_vector(unsigned(lhs_V_fu_718_p1) - unsigned(sext_ln728_fu_730_p1));
    ret_V_136_fu_855_p2 <= std_logic_vector(signed(lhs_V_1_fu_841_p1) - signed(sext_ln728_1_fu_851_p1));
    ret_V_140_fu_658_p4 <= fx_V_fu_652_p2(31 downto 16);
    ret_V_fu_668_p4 <= fy_V_fu_634_p2(31 downto 16);
    rhs_V_1_fu_844_p3 <= (sy_1_reg_2019 & ap_const_lv16_0);
    rhs_V_fu_722_p3 <= (ret_V_140_fu_658_p4 & ap_const_lv16_0);
    row_wr_2_fu_914_p3 <= 
        row_wr_fu_879_p2 when (icmp_ln2350_reg_2051(0) = '1') else 
        row_wr_1_fu_168;
    row_wr_fu_879_p2 <= "1" when (pre_fy_fu_872_p3 = sext_ln2357_reg_1984) else "0";
    select_ln2350_1_fu_907_p3 <= 
        or_ln1494_1_fu_902_p2 when (icmp_ln2350_reg_2051(0) = '1') else 
        row_rd_0_fu_172;
    select_ln2350_fu_890_p3 <= 
        ap_const_lv16_0 when (icmp_ln2350_reg_2051(0) = '1') else 
        x_1_fu_176;
    select_ln340_2_fu_1717_p3 <= 
        p_Val2_44_reg_2466 when (and_ln340_1_fu_1705_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln340_4_fu_1794_p3 <= 
        p_Val2_47_reg_2496 when (and_ln340_2_fu_1782_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln340_fu_1640_p3 <= 
        p_Val2_41_reg_2436 when (and_ln340_fu_1628_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln396_1_fu_1724_p3 <= 
        ap_const_lv8_0 when (neg_src_6_fu_1678_p2(0) = '1') else 
        p_Val2_44_reg_2466;
    select_ln396_2_fu_1801_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_1755_p2(0) = '1') else 
        p_Val2_47_reg_2496;
    select_ln396_fu_1647_p3 <= 
        ap_const_lv8_0 when (neg_src_5_fu_1601_p2(0) = '1') else 
        p_Val2_41_reg_2436;
    select_ln851_fu_702_p3 <= 
        ret_V_fu_668_p4 when (icmp_ln851_fu_690_p2(0) = '1') else 
        ret_V_134_fu_696_p2;
        sext_ln1118_1_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v1_V_reg_2169_pp0_iter5_reg),48));

        sext_ln1118_2_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v1_V_reg_2169),28));

        sext_ln1118_3_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_38_reg_2175_pp0_iter5_reg),48));

        sext_ln1118_4_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_39_reg_2181_pp0_iter5_reg),48));

        sext_ln1118_5_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_38_reg_2175),28));

        sext_ln1118_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(u1_V_reg_2164),28));

        sext_ln2357_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln2357_fu_545_p2),16));

        sext_ln2378_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln2378_fu_816_p2),16));

        sext_ln2401_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln2350_fu_890_p3),64));

        sext_ln703_1_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_94_fu_617_p3),32));

        sext_ln703_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_93_fu_606_p3),32));

        sext_ln728_1_fu_851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_1_fu_844_p3),33));

        sext_ln728_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_722_p3),33));

    shl_ln731_2_fu_782_p3 <= (trunc_ln731_2_fu_778_p1 & ap_const_lv16_0);
    shl_ln_fu_760_p3 <= (tmp_97_fu_750_p4 & ap_const_lv16_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln731_1_fu_790_p2 <= std_logic_vector(unsigned(trunc_ln731_1_fu_774_p1) - unsigned(shl_ln731_2_fu_782_p3));
    sub_ln731_fu_768_p2 <= std_logic_vector(unsigned(trunc_ln731_fu_746_p1) - unsigned(shl_ln_fu_760_p3));
    sy_1_fu_710_p3 <= 
        select_ln851_fu_702_p3 when (p_Result_s_fu_678_p3(0) = '1') else 
        ret_V_fu_668_p4;
    t_V_9_fu_537_p3 <= (p_Val2_s_reg_423 & ap_const_lv16_0);
    tmp_103_fu_1326_p3 <= add_ln1192_1_fu_1294_p2(35 downto 35);
    tmp_104_fu_1344_p3 <= p_Val2_41_fu_1338_p2(7 downto 7);
    tmp_107_fu_1426_p3 <= add_ln1192_3_fu_1394_p2(35 downto 35);
    tmp_108_fu_1444_p3 <= p_Val2_44_fu_1438_p2(7 downto 7);
    tmp_111_fu_1526_p3 <= add_ln1192_5_fu_1494_p2(35 downto 35);
    tmp_112_fu_1544_p3 <= p_Val2_47_fu_1538_p2(7 downto 7);
    tmp_93_fu_606_p3 <= (dy_reg_2008 & ap_const_lv17_0);
    tmp_94_fu_617_p3 <= (dy_reg_2008 & ap_const_lv14_0);
    tmp_95_fu_640_p3 <= (trunc_ln_fu_596_p4 & ap_const_lv17_0);
    tmp_97_fu_750_p4 <= fx_V_fu_652_p2(17 downto 16);
    trunc_ln731_1_fu_774_p1 <= fy_V_fu_634_p2(18 - 1 downto 0);
    trunc_ln731_2_fu_778_p1 <= sy_1_fu_710_p3(2 - 1 downto 0);
    trunc_ln731_fu_746_p1 <= fx_V_fu_652_p2(18 - 1 downto 0);
    trunc_ln851_fu_686_p1 <= fy_V_fu_634_p2(16 - 1 downto 0);
    trunc_ln_fu_596_p4 <= p_Val2_31_reg_434_pp0_iter1_reg(9 downto 1);
    u1_V_fu_1026_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(p_Val2_36_fu_1005_p3));
    u_V_fu_998_p3 <= (sub_ln731_reg_2031_pp0_iter3_reg & ap_const_lv2_0);
    v1_V_fu_1032_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(p_Val2_37_fu_1019_p3));
    v_V_fu_1012_p3 <= (sub_ln731_1_reg_2036_pp0_iter3_reg & ap_const_lv2_0);
    x_fu_963_p2 <= std_logic_vector(signed(select_ln2350_fu_890_p3) + signed(ap_const_lv16_1));
    xor_ln340_1_fu_1694_p2 <= (p_Result_12_reg_2459 xor ap_const_lv1_1);
    xor_ln340_2_fu_1771_p2 <= (p_Result_14_reg_2489 xor ap_const_lv1_1);
    xor_ln340_fu_1617_p2 <= (p_Result_10_reg_2429 xor ap_const_lv1_1);
    xor_ln416_1_fu_1452_p2 <= (tmp_108_fu_1444_p3 xor ap_const_lv1_1);
    xor_ln416_2_fu_1552_p2 <= (tmp_112_fu_1544_p3 xor ap_const_lv1_1);
    xor_ln416_fu_1352_p2 <= (tmp_104_fu_1344_p3 xor ap_const_lv1_1);
    xor_ln781_1_fu_1672_p2 <= (ap_const_lv1_1 xor and_ln781_1_fu_1668_p2);
    xor_ln781_2_fu_1749_p2 <= (ap_const_lv1_1 xor and_ln781_2_fu_1745_p2);
    xor_ln781_fu_1595_p2 <= (ap_const_lv1_1 xor and_ln781_fu_1591_p2);
    zext_ln2313_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_423),10));
    zext_ln2314_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_31_reg_434_pp0_iter1_reg),11));
    zext_ln415_1_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_107_fu_1426_p3),8));
    zext_ln415_2_fu_1534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_111_fu_1526_p3),8));
    zext_ln415_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_fu_1326_p3),8));
    zext_ln703_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_640_p3),32));
end behav;
