{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551886662512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551886662512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:37:42 2019 " "Processing started: Wed Mar 06 15:37:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551886662512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1551886662512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc AdderDemo -c AdderDemo " "Command: quartus_drc AdderDemo -c AdderDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1551886662523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1551886663303 ""}
{ "Info" "ISTA_SDC_FOUND" "master.sdc " "Reading SDC File: 'master.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1551886663353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 19 clock_50 port " "Ignored filter at master.sdc(19): clock_50 could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock master.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at master.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clock_50 -period 20.000 \[get_ports clock_50\] " "create_clock -name clock_50 -period 20.000 \[get_ports clock_50\]" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551886663357 ""}  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 aud_* port " "Ignored filter at master.sdc(37): aud_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 i2c_* port " "Ignored filter at master.sdc(37): i2c_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 irda_rxd port " "Ignored filter at master.sdc(37): irda_rxd could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 key\[*\] port " "Ignored filter at master.sdc(37): key\[*\] could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 lcd_* port " "Ignored filter at master.sdc(37): lcd_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 ps2_* port " "Ignored filter at master.sdc(37): ps2_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 sram_* port " "Ignored filter at master.sdc(37): sram_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 sw\[*\] port " "Ignored filter at master.sdc(37): sw\[*\] could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 37 clock_50 clock " "Ignored filter at master.sdc(37): clock_50 could not be matched with a clock" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at master.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{ aud_* i2c_* irda_rxd key\[*\] lcd_* ps2_* sram_* sw\[*\] \}\] -to \[get_clocks clock_50\] " "set_false_path -from \[get_ports \{ aud_* i2c_* irda_rxd key\[*\] lcd_* ps2_* sram_* sw\[*\] \}\] -to \[get_clocks clock_50\]" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551886663363 ""}  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at master.sdc(37): Argument <to> is an empty collection" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 aud_* port " "Ignored filter at master.sdc(38): aud_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 hex*\[*\] port " "Ignored filter at master.sdc(38): hex*\[*\] could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 i2c_* port " "Ignored filter at master.sdc(38): i2c_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 lcd_* port " "Ignored filter at master.sdc(38): lcd_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 led*\[*\] port " "Ignored filter at master.sdc(38): led*\[*\] could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 ps2_* port " "Ignored filter at master.sdc(38): ps2_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 38 sram_* port " "Ignored filter at master.sdc(38): sram_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at master.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks clock_50\] -to \[get_ports \{ aud_* hex*\[*\] i2c_* lcd_* led*\[*\] ps2_* sram_* \}\] " "set_false_path -from \[get_clocks clock_50\] -to \[get_ports \{ aud_* hex*\[*\] i2c_* lcd_* led*\[*\] ps2_* sram_* \}\]" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551886663363 ""}  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at master.sdc(38): Argument <to> is an empty collection" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master.sdc 52 vga_* port " "Ignored filter at master.sdc(52): vga_* could not be matched with a port" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at master.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks clock_50\] -to \[get_ports vga_*\] " "set_false_path -from \[get_clocks clock_50\] -to \[get_ports vga_*\]" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551886663363 ""}  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path master.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at master.sdc(52): Argument <to> is an empty collection" {  } { { "C:/LSD/P3/Parte1/master.sdc" "" { Text "C:/LSD/P3/Parte1/master.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1551886663363 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1551886663367 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1551886663367 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 28 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 28 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~8 " "Node  \"AddSub4:inst\|Add0~8\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~5 " "Node  \"AddSub4:inst\|Add0~5\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[11\] " "Node  \"SW\[11\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~9 " "Node  \"AddSub4:inst\|Add0~9\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~10 " "Node  \"AddSub4:inst\|Add0~10\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 232 176 344 248 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~6 " "Node  \"AddSub4:inst\|Add0~6\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[15\] " "Node  \"SW\[15\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[10\] " "Node  \"SW\[10\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~7 " "Node  \"AddSub4:inst\|Add0~7\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[16\] " "Node  \"SW\[16\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[14\] " "Node  \"SW\[14\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~2 " "Node  \"AddSub4:inst\|Add0~2\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~3 " "Node  \"AddSub4:inst\|Add0~3\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~1 " "Node  \"AddSub4:inst\|Add0~1\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[12\] " "Node  \"SW\[12\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~11 " "Node  \"AddSub4:inst\|Add0~11\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~12 " "Node  \"AddSub4:inst\|Add0~12\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~0 " "Node  \"AddSub4:inst\|Add0~0\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[13\] " "Node  \"SW\[13\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " SW\[17\] " "Node  \"SW\[17\]\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 120 64 232 136 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~13 " "Node  \"AddSub4:inst\|Add0~13\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " AddSub4:inst\|Add0~14 " "Node  \"AddSub4:inst\|Add0~14\"" {  } { { "AddSub4.vhd" "" { Text "C:/LSD/P3/Parte1/AddSub4.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[14\]~output " "Node  \"LEDR\[14\]~output\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 144 456 632 160 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[13\]~output " "Node  \"LEDR\[13\]~output\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 144 456 632 160 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[12\]~output " "Node  \"LEDR\[12\]~output\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 144 456 632 160 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[11\]~output " "Node  \"LEDR\[11\]~output\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 144 456 632 160 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[10\]~output " "Node  \"LEDR\[10\]~output\"" {  } { { "AdderDemo.bdf" "" { Schematic "C:/LSD/P3/Parte1/AdderDemo.bdf" { { 144 456 632 160 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/LSD/P3/Parte1/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1551886663373 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1551886663373 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "28 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 28 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1551886663377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 27 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551886663513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:37:43 2019 " "Processing ended: Wed Mar 06 15:37:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551886663513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551886663513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551886663513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1551886663513 ""}
