5:17:45 PM
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 17:17:47 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Top entity is set to SPI_TEST_MODULE.
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Synthesizing work.spi_test_module.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":273:1:273:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":307:1:307:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":307:1:307:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":286:8:286:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":287:8:287:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":291:8:291:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":292:8:292:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":320:2:320:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":320:2:320:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":320:2:320:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:17:47 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:17:48 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:17:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:17:49 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 17:17:49 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                     Clock
Clock                              Frequency     Period        Type                                   Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                40.9 MHz      24.456        inferred                               Autoconstr_clkgroup_0     0    
mypll|PLLOUTCORE_derived_clock     163.6 MHz     6.114         derived (from SPI_TEST_MODULE|clk)     Autoconstr_clkgroup_0     26   
=====================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:17:49 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 17:17:49 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":320:2:320:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":320:2:320:3|Boundary register LEDR (in view: work.SPI_TEST_MODULE(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":320:2:320:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":320:2:320:3|Removing sequential instance LEDG (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":320:2:320:3|Boundary register LEDG (in view: work.SPI_TEST_MODULE(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.SPI_TEST_MODULE(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.SPI_TEST_MODULE(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.SPI_TEST_MODULE(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 17:17:50 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                               Autoconstr_clkgroup_0
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from SPI_TEST_MODULE|clk)     Autoconstr_clkgroup_0
===================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:17:50 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.5 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	15/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 249.38 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 289.32 MHz | Target: 997.51 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 997.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
D:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPI_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 05 17:21:32 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPI_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPI_Implmnt/SPI.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPI (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(299): clk with mode 'in' cannot be updated. VHDL-1358
Synthesis failed.
Synthesis batch mode runtime 2 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPI_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 05 17:22:11 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPI_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPI_Implmnt/SPI.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPI (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(273): binding entity spi_slave does not have port busy. VHDL-1324
Synthesis failed.
Synthesis batch mode runtime 0 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPI_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 05 17:22:15 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPI_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPI_Implmnt/SPI.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPI (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(273): binding entity spi_slave does not have port busy. VHDL-1324
Synthesis failed.
Synthesis batch mode runtime 0 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SPI_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 140 seconds
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt
SPI_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf detected. Need to run "Import P&R Input Files"


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SPI_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 218 seconds
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\sbt
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SPI_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 527 seconds
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 17:33:22 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":286:8:286:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:33:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:33:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:33:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:33:24 2018

###########################################################]
# Mon Feb 05 17:33:24 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     36   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:33:25 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 17:33:25 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance sendData is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  19 /        36
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":292:1:292:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           36         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 17:33:26 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                 Arrival           
Instance             Reference                          Type         Pin     Net              Time        Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFSR     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SS_old           0.796       14.382
================================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                    Required           
Instance          Reference                          Type         Pin      Net                Time         Slack 
                  Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[0]     20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[1]     20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[2]     20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        SPI_DONE           20.678       12.226
LEDG              mypll|PLLOUTCORE_derived_clock     Port         LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port         LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port         MISO     MISO               20.833       12.269
spi.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_48_0_i           20.678       14.082
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_49               20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_50               20.678       14.082
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         10 uses
SB_DFFSR        16 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 36

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:33:26 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/netlist/oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 215
Design pin: MOSI illegally placed at package pin: 1

Design pin: MOSI illegally placed at package pin: 1

used logic cells: 41
Packing failed due to placement violation!


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	7/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.84 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 197
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 197
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 17:54:06 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":286:8:286:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":148:10:148:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":189:0:189:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:54:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:54:06 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:54:06 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":231:7:231:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:54:08 2018

###########################################################]
# Mon Feb 05 17:54:08 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     36   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:54:08 2018

###########################################################]
# Mon Feb 05 17:54:08 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":279:62:279:62|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":279:62:279:62|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":279:62:279:62|User-specified initial value defined for instance sendData is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  18 /        36
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":292:1:292:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           36         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 17:54:09 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                 Arrival           
Instance             Reference                          Type         Pin     Net              Time        Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFFE      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFSR     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF       Q       SS_old           0.796       14.382
================================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                    Required           
Instance          Reference                          Type         Pin      Net                Time         Slack 
                  Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[0]     20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[1]     20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        index_7_0_i[2]     20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF       D        SPI_DONE           20.678       12.226
LEDG              mypll|PLLOUTCORE_derived_clock     Port         LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port         LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port         MISO     MISO               20.833       12.269
spi.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_48_0_i           20.678       14.082
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_49               20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFSR     D        N_50               20.678       14.082
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          18 uses
SB_DFFE         10 uses
SB_DFFSR        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         18 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 36

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:54:09 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds
Unrecognizable name SPI_TEST_MODULE
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SPI_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 47 seconds
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/netlist/oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 220
Design pin: MISO illegally placed at package pin: 1

used logic cells: 40
Packing failed due to placement violation!


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.81 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 201
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 207
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.89 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 200
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 200
used logic cells: 40
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 48 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 17:59:35 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":132:7:132:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:59:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:59:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:59:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 17:59:36 2018

###########################################################]
# Mon Feb 05 17:59:36 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     36   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:59:37 2018

###########################################################]
# Mon Feb 05 17:59:37 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":277:62:277:62|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":277:62:277:62|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":277:62:277:62|User-specified initial value defined for instance sendData is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  18 /        36
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":290:1:290:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           36         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 17:59:38 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.382
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                    Required           
Instance          Reference                          Type        Pin      Net                 Time         Slack 
                  Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]      20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]      20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]      20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE            20.678       12.226
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG                20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR                20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO                20.833       12.269
spi.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5_0_i[0]     20.678       14.082
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]         20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]         20.678       14.082
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          18 uses
SB_DFFE         18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         18 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 36

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 17:59:38 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.0 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	11/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 135.06 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 203
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 203
used logic cells: 40
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:23:48 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":133:7:133:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:23:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:23:48 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:23:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:23:49 2018

###########################################################]
# Mon Feb 05 18:23:49 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     36   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:23:50 2018

###########################################################]
# Mon Feb 05 18:23:50 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance sendData is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance sendData (in view: work.SPI_TEST_MODULE(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing instance tx[7] because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  18 /        33
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":291:1:291:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           33         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 18:23:51 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.462

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      96.4 MHz      20.833        10.371        10.462      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.462  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.462
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.534
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.565
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.658
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.258
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                  Required           
Instance          Reference                          Type       Pin      Net                Time         Slack 
                  Clock                                                                                        
---------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D        index_7_0_i[0]     20.678       10.462
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D        index_7_0_i[1]     20.678       10.555
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF     D        index_7_0_i[2]     20.678       10.555
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF     D        SPI_DONE           20.678       12.215
LEDG              mypll|PLLOUTCORE_derived_clock     Port       LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port       LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port       MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D        TxData_RNO[1]      20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D        TxData_RNO[2]      20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFF     D        TxData_RNO[3]      20.678       14.082
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.462

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SS_latched            SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                Net         -        -       1.599     -           6         
spi.index_RNI57R91[2]     SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]     SB_LUT4     O        Out     0.661     3.056       -         
index_0_sqmuxa_2          Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1     SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1     SB_LUT4     O        Out     0.558     4.986       -         
index_0_sqmuxa            Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3       SB_LUT4     I3       In      -         6.356       -         
spi.SS_old_RNIBOQN3       SB_LUT4     O        Out     0.424     6.780       -         
un1_index_0_sqmuxa_0      Net         -        -       1.371     -           3         
spi.index_RNO[0]          SB_LUT4     I2       In      -         8.151       -         
spi.index_RNO[0]          SB_LUT4     O        Out     0.558     8.709       -         
index_7_0_i[0]            Net         -        -       1.507     -           1         
spi.index[0]              SB_DFF      D        In      -         10.216      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          17 uses
SB_DFFE         16 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         18 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   33 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 33

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:23:51 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	20
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	39/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.80 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 173
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 173
used logic cells: 39
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 46 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:31:38 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":133:7:133:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral
@W: CL251 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|All reachable assignments to sendData assign 1, register removed by optimization

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:31:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:31:38 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:31:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:31:39 2018

###########################################################]
# Mon Feb 05 18:31:40 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance tx[7] because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         8    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     25   
===================================================================================================================================

@W: MT531 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Found signal identified as System clock which controls 8 sequential elements including tx[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:31:40 2018

###########################################################]
# Mon Feb 05 18:31:40 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[6] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[5] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[4] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[3] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[2] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[1] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance tx[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance LEDR is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Sequential instance LEDG is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[6] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[0] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_0 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[7] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_1 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[1] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_2 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[2] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_3 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[3] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_4 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[4] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_5 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.RxdData[5] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance spi.SPI_DONE_6 (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    76.01ns		  50 /        41
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":188:0:188:9|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           41         tx_rst_0       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 18:31:41 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 72.817

                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk     12.0 MHz      NA            83.333        NA            NA         inferred     Inferred_clkgroup_0
System                  12.0 MHz      95.1 MHz      83.333        10.516        72.817     system       system_clkgroup    
===========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  83.333      72.817  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       74.862       74.862
SCK      System (rising)     NA             0.000       74.862       74.862
SS       System (rising)     NA             0.000       74.862       74.862
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
LEDG     System (rising)     NA             8.564       83.333       74.769
LEDR     System (rising)     NA             8.564       83.333       74.769
MISO     System (rising)     NA             8.564       83.333       74.769
===========================================================================



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                           Arrival           
Instance             Reference     Type        Pin     Net              Time        Slack 
                     Clock                                                                
------------------------------------------------------------------------------------------
spi.SS_latched       System        SB_DFF      Q       SS_latched       0.796       72.817
spi.index[0]         System        SB_DFF      Q       index[0]         0.796       72.889
spi.index[1]         System        SB_DFF      Q       index[1]         0.796       72.921
spi.index[2]         System        SB_DFF      Q       index[2]         0.796       73.014
spi.SS_old           System        SB_DFF      Q       SS_old           0.796       74.622
spi.SCLK_latched     System        SB_DFF      Q       SCLK_latched     0.796       74.643
spi.SCLK_old         System        SB_DFF      Q       SCLK_old         0.796       74.653
LEDG_rst             System        SB_DFFR     Q       LEDG_c           0.796       74.769
LEDR_rst             System        SB_DFFR     Q       LEDR_c           0.796       74.769
spi.TxData[7]        System        SB_DFF      Q       MISO_c           0.796       74.769
==========================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                             Required           
Instance              Reference     Type        Pin     Net                Time         Slack 
                      Clock                                                                   
----------------------------------------------------------------------------------------------
spi.RxdData_ret       System        SB_DFF      D       un1_rx_9_reti      83.178       72.817
spi.RxdData_ret_0     System        SB_DFF      D       un1_rx_15_reti     83.178       72.817
spi.RxdData_ret_1     System        SB_DFF      D       un1_rx_8_reti      83.178       72.817
spi.RxdData_ret_2     System        SB_DFF      D       un1_rx_14_reti     83.178       72.817
spi.RxdData_ret_3     System        SB_DFF      D       un1_rx_13_reti     83.178       72.817
spi.RxdData_ret_4     System        SB_DFF      D       un1_rx_12_reti     83.178       72.817
spi.RxdData_ret_5     System        SB_DFF      D       un1_rx_11_reti     83.178       72.817
spi.RxdData_ret_6     System        SB_DFF      D       un1_rx_10_reti     83.178       72.817
spi.index[0]          System        SB_DFF      D       index_7_0_i[0]     83.178       72.962
LEDG_rst              System        SB_DFFR     D       LEDG_rst           83.178       73.014
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         83.178

    - Propagation time:                      10.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     72.817

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.RxdData_ret_0 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
spi.SS_latched              SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                  Net         -        -       1.599     -           6         
spi.index_RNI57R91[2]       SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]       SB_LUT4     O        Out     0.661     3.056       -         
index_0_sqmuxa_2            Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1       SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1       SB_LUT4     O        Out     0.558     4.986       -         
index_0_sqmuxa              Net         -        -       1.371     -           2         
spi.SS_latched_RNIC9HT3     SB_LUT4     I3       In      -         6.356       -         
spi.SS_latched_RNIC9HT3     SB_LUT4     O        Out     0.465     6.822       -         
N_2_0                       Net         -        -       1.371     -           17        
spi.RxdData_ret_0_RNO       SB_LUT4     I0       In      -         8.193       -         
spi.RxdData_ret_0_RNO       SB_LUT4     O        Out     0.661     8.854       -         
un1_rx_15_reti              Net         -        -       1.507     -           1         
spi.RxdData_ret_0           SB_DFF      D        In      -         10.361      -         
=========================================================================================
Total path delay (propagation time + setup) of 10.516 is 3.297(31.4%) logic and 7.219(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          25 uses
SB_DFFE         8 uses
SB_DFFR         8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         50 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   41 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1

@S |Mapping Summary:
Total  LUTs: 50 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 50 = 50 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:31:41 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	40
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/5280
    PLBs                        :	14/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.5 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	64/5280
    PLBs                        :	16/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 124.59 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 254
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 254
used logic cells: 64
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:33:43 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":329:6:329:7|Expecting keyword process
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:33:44 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:33:44 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:33:58 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":133:7:133:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:33:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:33:58 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:33:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:34:00 2018

###########################################################]
# Mon Feb 05 18:34:00 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance sendData because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     35   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:34:00 2018

###########################################################]
# Mon Feb 05 18:34:00 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  19 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":291:1:291:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 18:34:01 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.462

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      96.4 MHz      20.833        10.371        10.462      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.462  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.462
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.534
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.565
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.658
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.258
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.462
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.555
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.555
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE           20.678       12.215
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.462

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SS_latched            SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                Net         -        -       1.599     -           6         
spi.index_RNI57R91[2]     SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]     SB_LUT4     O        Out     0.661     3.056       -         
index_0_sqmuxa_2          Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1     SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1     SB_LUT4     O        Out     0.558     4.986       -         
index_0_sqmuxa            Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3       SB_LUT4     I3       In      -         6.356       -         
spi.SS_old_RNIBOQN3       SB_LUT4     O        Out     0.424     6.780       -         
un1_index_0_sqmuxa_0      Net         -        -       1.371     -           3         
spi.index_RNO[0]          SB_LUT4     I2       In      -         8.151       -         
spi.index_RNO[0]          SB_LUT4     O        Out     0.558     8.709       -         
index_7_0_i[0]            Net         -        -       1.507     -           1         
spi.index[0]              SB_DFF      D        In      -         10.216      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:34:01 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.85 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     5 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:51:55 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD178 :"D:\FPGA Code\SPI\testSPI2.vhd":311:11:311:21|Can't find formal byterdy
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:51:55 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:51:55 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:52:37 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD178 :"D:\FPGA Code\SPI\testSPI2.vhd":311:11:311:21|Can't find formal byterdy
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:52:37 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:52:37 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:53:37 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":314:23:314:23|No identifier "byterdy" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:53:37 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:53:37 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:54:00 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CS187 :"D:\FPGA Code\SPI\testSPI2.vhd":319:15:319:15|Expecting <=
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:54:00 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:54:00 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:54:14 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Feedback mux created for signal byteRdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Register bit byteRdy is always 1.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Pruning unused register index(2 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":131:7:131:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":145:10:145:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":145:10:145:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:7:143:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":143:7:143:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":316:2:316:3|Register bit processByte is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:15 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:16 2018

###########################################################]
# Mon Feb 05 18:54:16 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance sendData because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     29   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:54:16 2018

###########################################################]
# Mon Feb 05 18:54:16 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[7] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[1] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[2] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[3] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[4] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[5] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[6] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance tx[7] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Removing sequential instance LEDG (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[6] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[5] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[4] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[3] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[2] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[1] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.RxdData[0] (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":61:4:61:5|Removing sequential instance spi.MOSI_latched (in view: work.SPI_TEST_MODULE(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    17.76ns		   8 /        11

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi.SCLK_old   
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 18:54:17 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 12.269

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      211.9 MHz     20.833        4.718         16.115      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      16.115  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     NA                  NA             NA          NA           NA    
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     NA                                          NA             NA          NA           NA    
LEDR     NA                                          NA             NA          NA           NA    
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                Arrival           
Instance              Reference                          Type        Pin     Net              Time        Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       TxData[0]        0.796       16.115
spi.SS_latched        mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       16.187
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       16.218
spi.SCLK_latched      mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       16.270
spi.TxData_e_0[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       17.314
spi.TxData_e_0[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       17.314
spi.TxData_e_0[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       17.314
spi.TxData_e_0[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       17.314
spi.TxData_e_0[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       17.314
================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                          Type        Pin      Net                  Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
MISO                  mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO                 20.833       12.269
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      D        TxData               20.678       16.115
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.TxData_e_0[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E        RxdData_0_sqmuxa     20.833       16.270
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SCLK_latched         20.678       17.314
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.833

    - Propagation time:                      8.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     12.269

    Number of logic level(s):                1
    Starting point:                          spi.TxData[7] / Q
    Ending point:                            MISO / MISO
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                 Pin             Pin               Arrival     No. of    
Name               Type        Name            Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.TxData[7]      SB_DFFE     Q               Out     0.796     0.796       -         
MISO_c             Net         -               -       2.228     -           1         
MISO_obuf          SB_IO       D_OUT_0         In      -         3.024       -         
MISO_obuf          SB_IO       PACKAGE_PIN     Out     5.540     8.564       -         
MISO               Net         -               -       0.000     -           2         
MISO               Port        MISO            Out     -         8.564       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.564 is 6.336(74.0%) logic and 2.228(26.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                               Arrival           
Instance     Reference     Type     Pin     Net     Time        Slack 
             Clock                                                    
----------------------------------------------------------------------
SCK          System        Port     SCK     SCK     0.000       12.362
SS           System        Port     SS      SS      0.000       12.362
======================================================================


Ending Points with Worst Slack
******************************

                     Starting                                   Required           
Instance             Reference     Type       Pin     Net       Time         Slack 
                     Clock                                                         
-----------------------------------------------------------------------------------
spi.SCLK_latched     System        SB_DFF     D       SCK_c     20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c      20.678       12.362
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          SCK / SCK
    Ending point:                            spi.SCLK_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SCK                  Port       SCK             In      0.000     0.000       -         
SCK                  Net        -               -       0.000     -           1         
SCK_ibuf             SB_IO      PACKAGE_PIN     In      -         0.000       -         
SCK_ibuf             SB_IO      D_IN_0          Out     1.520     1.520       -         
SCK_c                Net        -               -       6.797     -           1         
spi.SCLK_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         7 uses
VCC             2 uses
SB_LUT4         2 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:54:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:54:35 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Synthesizing work.spi_test_module.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Feedback mux created for signal byteRdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Register bit byteRdy is always 1.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":61:4:61:5|Pruning unused register index(2 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":131:7:131:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":145:10:145:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":145:10:145:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":143:7:143:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":143:7:143:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":186:0:186:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":228:7:228:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:54:37 2018

###########################################################]
# Mon Feb 05 18:54:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     34   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
@A: BN321 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Found multiple drivers on net VCC (in view: work.SPI_TEST_MODULE(behavioral)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net VCC (in view: work.SPI_TEST_MODULE(behavioral)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:processByte of PrimLib.sdffr(prim)
Connection 2: Direction is (Output ) pin:O[0] inst:true of PrimLib.true(prim)
@E: BN314 :"d:\fpga code\spi\testspi2.vhd":316:2:316:3|Net VCC in work.SPI_TEST_MODULE(behavioral) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:54:37 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 18:55:16 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Synthesizing work.spi_test_module.behavioral.
@W: CD276 :"D:\FPGA Code\SPI\testSPI2.vhd":41:4:41:10|Map for port byterdy of component spi_slave not found
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":300:1:300:3|Component declaration has 10 ports but entity declares 11 ports
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":133:7:133:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":147:10:147:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":146:7:146:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":188:0:188:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral
@W: CL158 :"D:\FPGA Code\SPI\testSPI2.vhd":41:4:41:10|Inout byteRdy is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:55:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:55:16 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:55:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":230:7:230:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 18:55:17 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 18:55:17 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX469 :|Net un1 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance sendData because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     35   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver tri0_inst (in view: work.SPI_TEST_MODULE(behavioral)) on net un1 (in view: work.SPI_TEST_MODULE(behavioral)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:55:18 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 18:55:18 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :|Tristate driver tri0_inst (in view: work.SPI_TEST_MODULE(behavioral)) on net un1 (in view: work.SPI_TEST_MODULE(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  19 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":291:1:291:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 18:55:19 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.462

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      96.4 MHz      20.833        10.371        10.462      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.462  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.462
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.534
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.565
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.658
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.258
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.462
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.555
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.555
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE           20.678       12.215
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.462

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SS_latched            SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                Net         -        -       1.599     -           6         
spi.index_RNI57R91[2]     SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]     SB_LUT4     O        Out     0.661     3.056       -         
index_0_sqmuxa_2          Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1     SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1     SB_LUT4     O        Out     0.558     4.986       -         
index_0_sqmuxa            Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3       SB_LUT4     I3       In      -         6.356       -         
spi.SS_old_RNIBOQN3       SB_LUT4     O        Out     0.424     6.780       -         
un1_index_0_sqmuxa_0      Net         -        -       1.371     -           3         
spi.index_RNO[0]          SB_LUT4     I2       In      -         8.151       -         
spi.index_RNO[0]          SB_LUT4     O        Out     0.558     8.709       -         
index_7_0_i[0]            Net         -        -       1.507     -           1         
spi.index[0]              SB_DFF      D        In      -         10.216      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 18:55:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.85 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:10:09 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD126 :"D:\FPGA Code\SPI\testSPI2.vhd":41:1:41:1|Expecting identifier
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:10:09 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:10:09 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:10:22 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Synthesizing work.spi_test_module.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":267:4:267:11|Port direction mismatch between component and entity
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":52:8:52:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":132:7:132:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:10:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:10:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:10:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:10:24 2018

###########################################################]
# Mon Feb 05 19:10:24 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|Removing sequential instance sendData because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     35   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:10:24 2018

###########################################################]
# Mon Feb 05 19:10:24 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":313:2:313:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  19 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":290:1:290:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 19:10:25 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.462

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      96.4 MHz      20.833        10.371        10.462      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.462  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.462
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.534
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.565
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.658
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.258
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.462
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.555
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.555
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE           20.678       12.215
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.462

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SS_latched            SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                Net         -        -       1.599     -           6         
spi.index_RNI57R91[2]     SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]     SB_LUT4     O        Out     0.661     3.056       -         
index_0_sqmuxa_2          Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1     SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1     SB_LUT4     O        Out     0.558     4.986       -         
index_0_sqmuxa            Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3       SB_LUT4     I3       In      -         6.356       -         
spi.SS_old_RNIBOQN3       SB_LUT4     O        Out     0.424     6.780       -         
un1_index_0_sqmuxa_0      Net         -        -       1.371     -           3         
spi.index_RNO[0]          SB_LUT4     I2       In      -         8.151       -         
spi.index_RNO[0]          SB_LUT4     O        Out     0.558     8.709       -         
index_7_0_i[0]            Net         -        -       1.507     -           1         
spi.index[0]              SB_DFF      D        In      -         10.216      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:10:25 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:12:32 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Synthesizing work.spi_test_module.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":267:4:267:11|Port direction mismatch between component and entity
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":52:8:52:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":132:7:132:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":146:10:146:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":145:7:145:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":144:7:144:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":187:0:187:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":313:2:313:3|Register bit done is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:12:32 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:12:32 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:12:32 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":229:7:229:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:12:33 2018

###########################################################]
# Mon Feb 05 19:12:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@A: BN321 :"d:\fpga code\spi\testspi2.vhd":299:1:299:3|Found multiple drivers on net GND (in view: work.SPI_TEST_MODULE(behavioral)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.SPI_TEST_MODULE(behavioral)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:SPI_DONE inst:spi of work.spi_slave(behavioral)
Connection 2: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
@E: BN314 :"d:\fpga code\spi\testspi2.vhd":299:1:299:3|Net GND in work.SPI_TEST_MODULE(behavioral) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:12:34 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:15:11 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Synthesizing work.spi_test_module.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":270:4:270:11|Port direction mismatch between component and entity
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":288:8:288:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":289:8:289:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:11 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:12 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 19:15:13 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance sendData because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     36   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:15:13 2018

###########################################################]
# Mon Feb 05 19:15:13 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance byteDone is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance byteDone (in view: work.SPI_TEST_MODULE(behavioral)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  18 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":295:1:295:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 19:15:14 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.382
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        un1_ss_old_0_i     20.678       12.153
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         18 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:15:14 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.5 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	8/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.89 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 176
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:15:54 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Synthesizing work.spi_test_module.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":270:4:270:11|Port direction mismatch between component and entity
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":288:8:288:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":289:8:289:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:54 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:15:55 2018

###########################################################]
# Mon Feb 05 19:15:55 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance sendData because it is equivalent to instance byteDone. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance byteDone because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     35   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:15:56 2018

###########################################################]
# Mon Feb 05 19:15:56 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":283:32:283:34|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":283:32:283:34|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  20 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":295:1:295:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 19:15:57 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SPI_DONE         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       done             0.796       14.227
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE           20.678       12.153
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:15:57 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI_TEST_MODULE


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.1 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.84 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPI_syn.prj" -log "SPI_Implmnt/SPI.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPI_Implmnt/SPI.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 19:20:21 2018

#Implementation: SPI_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Top entity is set to SPI_TEST_MODULE.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Synthesizing work.spi_test_module.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":270:4:270:11|Port direction mismatch between component and entity
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":288:8:288:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":289:8:289:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":53:8:53:14|Signal sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test_module.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:20:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:20:21 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:20:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:21|Selected library: work cell: SPI_TEST_MODULE view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 19:20:22 2018

###########################################################]
# Mon Feb 05 19:20:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance sendData because it is equivalent to instance byteDone. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing sequential instance byteDone because it is equivalent to instance LEDR. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist SPI_TEST_MODULE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                  Clock                   Clock
Clock                              Frequency     Period        Type                                   Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      83.333        inferred                               Inferred_clkgroup_0     0    
System                             12.0 MHz      83.333        system                                 system_clkgroup         0    
mypll|PLLOUTCORE_derived_clock     48.0 MHz      20.833        derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0     35   
===================================================================================================================================


@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:20:23 2018

###########################################################]
# Mon Feb 05 19:20:23 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":283:32:283:34|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":283:32:283:34|User-specified initial value defined for instance LEDR is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"d:\fpga code\spi\testspi2.vhd":319:2:319:3|Removing instance tx[0] because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.51ns		  19 /        34
@N: FX1017 :"d:\fpga code\spi\testspi2.vhd":295:1:295:10|SB_GB inserted on the net outclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           34         LEDG           
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\synwork\SPI_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\SPI.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock SPI_TEST_MODULE|clk with period 83.33ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 20.83ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 19:20:24 2018
#


Top view:               SPI_TEST_MODULE
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: 10.328

                                   Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SPI_TEST_MODULE|clk                12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
mypll|PLLOUTCORE_derived_clock     48.0 MHz      95.2 MHz      20.833        10.506        10.328      derived (from SPI_TEST_MODULE|clk)     Inferred_clkgroup_0
System                             12.0 MHz      14.1 MHz      83.333        70.971        12.362      system                                 system_clkgroup    
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                          mypll|PLLOUTCORE_derived_clock  |  20.833      12.362  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  System                          |  20.833      12.269  |  No paths    -      |  No paths    -      |  No paths    -    
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  20.833      10.328  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required           
Name     Reference           Constraint     Time        Time         Slack 
         Clock                                                             
---------------------------------------------------------------------------
MOSI     System (rising)     NA             0.000       12.362       12.362
SCK      System (rising)     NA             0.000       12.362       12.362
SS       System (rising)     NA             0.000       12.362       12.362
clk      NA                  NA             NA          NA           NA    
===========================================================================


Output Ports: 

Port     Starting                                    User           Arrival     Required           
Name     Reference                                   Constraint     Time        Time         Slack 
         Clock                                                                                     
---------------------------------------------------------------------------------------------------
LEDG     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
LEDR     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
MISO     mypll|PLLOUTCORE_derived_clock (rising)     NA             8.564       20.833       12.269
===================================================================================================



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type        Pin     Net              Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
spi.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       10.328
spi.index[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[0]         0.796       10.400
spi.index[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[1]         0.796       10.431
spi.index[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       index[2]         0.796       10.524
spi.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       12.143
spi.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       12.153
LEDG                 mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       LEDG_c           0.796       12.269
LEDR                 mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       LEDR_c           0.796       12.269
spi.TxData[7]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       MISO_c           0.796       12.269
spi.SS_old           mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_old           0.796       14.382
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin      Net                Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
spi.index[0]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[0]     20.678       10.328
spi.index[1]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[1]     20.678       10.421
spi.index[2]      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        index_7_0_i[2]     20.678       10.421
spi.SPI_DONE      mypll|PLLOUTCORE_derived_clock     SB_DFF      D        SPI_DONE           20.678       12.257
LEDG              mypll|PLLOUTCORE_derived_clock     Port        LEDG     LEDG               20.833       12.269
LEDR              mypll|PLLOUTCORE_derived_clock     Port        LEDR     LEDR               20.833       12.269
MISO              mypll|PLLOUTCORE_derived_clock     Port        MISO     MISO               20.833       12.269
spi.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[1]        20.678       14.082
spi.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[2]        20.678       14.082
spi.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D        TxData_5[3]        20.678       14.082
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     10.328

    Number of logic level(s):                4
    Starting point:                          spi.SS_latched / Q
    Ending point:                            spi.index[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi.SS_latched                SB_DFF      Q        Out     0.796     0.796       -         
SS_latched                    Net         -        -       1.599     -           5         
spi.index_RNI57R91[2]         SB_LUT4     I0       In      -         2.395       -         
spi.index_RNI57R91[2]         SB_LUT4     O        Out     0.661     3.056       -         
SPI_DONE_0_sqmuxa_2           Net         -        -       1.371     -           1         
spi.SCLK_old_RNI5H8V1         SB_LUT4     I2       In      -         4.427       -         
spi.SCLK_old_RNI5H8V1         SB_LUT4     O        Out     0.558     4.986       -         
SPI_DONE_0_sqmuxa             Net         -        -       1.371     -           2         
spi.SS_old_RNIBOQN3           SB_LUT4     I1       In      -         6.356       -         
spi.SS_old_RNIBOQN3           SB_LUT4     O        Out     0.558     6.915       -         
un1_SPI_DONE_0_sqmuxa_1_0     Net         -        -       1.371     -           3         
spi.index_RNO[0]              SB_LUT4     I2       In      -         8.286       -         
spi.index_RNO[0]              SB_LUT4     O        Out     0.558     8.844       -         
index_7_0_i[0]                Net         -        -       1.507     -           1         
spi.index[0]                  SB_DFF      D        In      -         10.351      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                 Arrival           
Instance     Reference     Type     Pin      Net      Time        Slack 
             Clock                                                      
------------------------------------------------------------------------
MOSI         System        Port     MOSI     MOSI     0.000       12.362
SCK          System        Port     SCK      SCK      0.000       12.362
SS           System        Port     SS       SS       0.000       12.362
========================================================================


Ending Points with Worst Slack
******************************

                     Starting                                    Required           
Instance             Reference     Type       Pin     Net        Time         Slack 
                     Clock                                                          
------------------------------------------------------------------------------------
spi.MOSI_latched     System        SB_DFF     D       MOSI_c     20.678       12.362
spi.SCLK_latched     System        SB_DFF     D       SCK_c      20.678       12.362
spi.SS_latched       System        SB_DFF     D       SS_c       20.678       12.362
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.362

    Number of logic level(s):                1
    Starting point:                          MOSI / MOSI
    Ending point:                            spi.MOSI_latched / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                  Pin             Pin               Arrival     No. of    
Name                 Type       Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
MOSI                 Port       MOSI            In      0.000     0.000       -         
MOSI                 Net        -               -       0.000     -           1         
MOSI_ibuf            SB_IO      PACKAGE_PIN     In      -         0.000       -         
MOSI_ibuf            SB_IO      D_IN_0          Out     1.520     1.520       -         
MOSI_c               Net        -               -       6.797     -           1         
spi.MOSI_latched     SB_DFF     D               In      -         8.316       -         
========================================================================================
Total path delay (propagation time + setup) of 8.472 is 1.675(19.8%) logic and 6.797(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for SPI_TEST_MODULE 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         19 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   SPI_TEST_MODULE|clk: 1
   mypll|PLLOUTCORE_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 19 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 19 = 19 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 19:20:24 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPI_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf " "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\constraint\SPI_TEST_MODULE_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/SPI.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI_TEST_MODULE

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	19
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2732: The net connected to LEDR_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2732: The net connected to LEDG_obuf:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	41/5280
    PLBs                        :	11/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	6/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.80 MHz | Target: 48.00 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 189
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 189
used logic cells: 41
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\placer\SPI_TEST_MODULE_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI_TEST_MODULE
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL
Read device time: 5
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SPI_TEST_MODULE
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\packer\SPI_TEST_MODULE_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/sbt/outputs/simulation_netlist\SPI_TEST_MODULE_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\netlister\SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\simulation_netlist\SPI_TEST_MODULE_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPI\SPI_Implmnt\pr_1\sbt\outputs\timer\SPI_TEST_MODULE_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\netlist\oadb-SPI_TEST_MODULE" --device_name iCE40UP5K --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt\pr_1\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name SPI_TEST_MODULE
QWidget::repaint: Recursive repaint detected
7:41:32 PM
