SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=ON MCCLK_FREQ=62 MASTER_SPI_PORT=ENABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE;

#===============================================================================
# PRIMARY SYSTEM CLOCK AND RESET
#===============================================================================

# 100 MHz System Clock
LOCATE COMP "CLK_100MHZ" SITE "M2";
IOBUF  PORT "CLK_100MHZ" IO_TYPE=LVCMOS33 PULLMODE=NONE;
FREQUENCY PORT "CLK_100MHZ" 100 MHZ;

# System Reset (Active-low)
LOCATE COMP "FPGA_RESET" SITE "R9";
IOBUF  PORT "FPGA_RESET" IO_TYPE=LVCMOS33 PULLMODE=UP;

#===============================================================================
# ADC INTERFACE
#===============================================================================

# ADC Clock Output (35 MHz)
LOCATE COMP "ADC_CLK" SITE "T2";
IOBUF  PORT "ADC_CLK" IO_TYPE=LVCMOS33 DRIVE=4;

# ADC Data Ready
LOCATE COMP "ADC_DTR" SITE "R3";
IOBUF  PORT "ADC_DTR" IO_TYPE=LVCMOS33;

# ADC Data Bus [9:0]
LOCATE COMP "ADC_D[0]" SITE "M6";
IOBUF  PORT "ADC_D[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[1]" SITE "P6";
IOBUF  PORT "ADC_D[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[2]" SITE "N5";
IOBUF  PORT "ADC_D[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[3]" SITE "R5";
IOBUF  PORT "ADC_D[3]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[4]" SITE "P5";
IOBUF  PORT "ADC_D[4]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[5]" SITE "M5";
IOBUF  PORT "ADC_D[5]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[6]" SITE "T4";
IOBUF  PORT "ADC_D[6]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[7]" SITE "P4";
IOBUF  PORT "ADC_D[7]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[8]" SITE "R4";
IOBUF  PORT "ADC_D[8]" IO_TYPE=LVCMOS33;
LOCATE COMP "ADC_D[9]" SITE "T3";
IOBUF  PORT "ADC_D[9]" IO_TYPE=LVCMOS33;

#===============================================================================
# LPDDR3 INTERFACE
#===============================================================================

# --- VOLTAGE REFERENCE ---
LOCATE VREF "VREF_BANK2" SITE "G14";
LOCATE VREF "VREF_BANK3" SITE "R16";

# --- DIFFERENTIAL CLOCK ---
LOCATE COMP "LPDDR_CLK_P" SITE "P11";
IOBUF  PORT "LPDDR_CLK_P" IO_TYPE=SSTL135D_I;
LOCATE COMP "LPDDR_CLK_N" SITE "N11";
IOBUF  PORT "LPDDR_CLK_N" IO_TYPE=SSTL135D_I;

# --- CONTROL SIGNALS ---
LOCATE COMP "LPDDR_CKE" SITE "R12";
IOBUF  PORT "LPDDR_CKE" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_CS_N" SITE "M14";
IOBUF  PORT "LPDDR_CS_N" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_RAS_N" SITE "K13";
IOBUF  PORT "LPDDR_RAS_N" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_CAS_N" SITE "L14";
IOBUF  PORT "LPDDR_CAS_N" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_WE_N" SITE "N14";
IOBUF  PORT "LPDDR_WE_N" IO_TYPE=SSTL135_I;

# --- BANK ADDRESS [2:0] ---
LOCATE COMP "LPDDR_BA[0]" SITE "M12";
IOBUF  PORT "LPDDR_BA[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_BA[1]" SITE "T13";
IOBUF  PORT "LPDDR_BA[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_BA[2]" SITE "M13";
IOBUF  PORT "LPDDR_BA[2]" IO_TYPE=SSTL135_I;

# --- ADDRESS BUS [15:0] ---
LOCATE COMP "LPDDR_A[0]" SITE "P14";
IOBUF  PORT "LPDDR_A[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[1]" SITE "R15";
IOBUF  PORT "LPDDR_A[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[2]" SITE "N16";
IOBUF  PORT "LPDDR_A[2]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[3]" SITE "N13";
IOBUF  PORT "LPDDR_A[3]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[4]" SITE "R13";
IOBUF  PORT "LPDDR_A[4]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[5]" SITE "N12";
IOBUF  PORT "LPDDR_A[5]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[6]" SITE "T14";
IOBUF  PORT "LPDDR_A[6]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[7]" SITE "L16";
IOBUF  PORT "LPDDR_A[7]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[8]" SITE "P13";
IOBUF  PORT "LPDDR_A[8]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[9]" SITE "L15";
IOBUF  PORT "LPDDR_A[9]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[10]" SITE "P16";
IOBUF  PORT "LPDDR_A[10]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[11]" SITE "T15";
IOBUF  PORT "LPDDR_A[11]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[12]" SITE "P15";
IOBUF  PORT "LPDDR_A[12]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[13]" SITE "M15";
IOBUF  PORT "LPDDR_A[13]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[14]" SITE "R14";
IOBUF  PORT "LPDDR_A[14]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_A[15]" SITE "M16";
IOBUF  PORT "LPDDR_A[15]" IO_TYPE=SSTL135_I;

# --- DATA MASK [1:0] ---
LOCATE COMP "LPDDR_DM[0]" SITE "G15";
IOBUF  PORT "LPDDR_DM[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DM[1]" SITE "F13";
IOBUF  PORT "LPDDR_DM[1]" IO_TYPE=SSTL135_I;

# --- DIFFERENTIAL DATA STROBE [1:0] ---
LOCATE COMP "LPDDR_DQS_P[0]" SITE "G16";
IOBUF  PORT "LPDDR_DQS_P[0]" IO_TYPE=SSTL135D_I;
LOCATE COMP "LPDDR_DQS_N[0]" SITE "H15";
IOBUF  PORT "LPDDR_DQS_N[0]" IO_TYPE=SSTL135D_I;
LOCATE COMP "LPDDR_DQS_P[1]" SITE "D16";
IOBUF  PORT "LPDDR_DQS_P[1]" IO_TYPE=SSTL135D_I;
LOCATE COMP "LPDDR_DQS_N[1]" SITE "E15";
IOBUF  PORT "LPDDR_DQS_N[1]" IO_TYPE=SSTL135D_I;

# --- DATA BUS [15:0] ---
# Lower Byte (DQ[7:0])
LOCATE COMP "LPDDR_DQ[0]" SITE "F16";
IOBUF  PORT "LPDDR_DQ[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[1]" SITE "J14";
IOBUF  PORT "LPDDR_DQ[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[2]" SITE "J15";
IOBUF  PORT "LPDDR_DQ[2]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[3]" SITE "K16";
IOBUF  PORT "LPDDR_DQ[3]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[4]" SITE "J16";
IOBUF  PORT "LPDDR_DQ[4]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[5]" SITE "K14";
IOBUF  PORT "LPDDR_DQ[5]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[6]" SITE "H14";
IOBUF  PORT "LPDDR_DQ[6]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[7]" SITE "K15";
IOBUF  PORT "LPDDR_DQ[7]" IO_TYPE=SSTL135_I;
# Upper Byte (DQ[15:8])
LOCATE COMP "LPDDR_DQ[8]" SITE "F14";
IOBUF  PORT "LPDDR_DQ[8]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[9]" SITE "D14";
IOBUF  PORT "LPDDR_DQ[9]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[10]" SITE "E16";
IOBUF  PORT "LPDDR_DQ[10]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[11]" SITE "E14";
IOBUF  PORT "LPDDR_DQ[11]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[12]" SITE "B16";
IOBUF  PORT "LPDDR_DQ[12]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[13]" SITE "C16";
IOBUF  PORT "LPDDR_DQ[13]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[14]" SITE "C14";
IOBUF  PORT "LPDDR_DQ[14]" IO_TYPE=SSTL135_I;
LOCATE COMP "LPDDR_DQ[15]" SITE "C15";
IOBUF  PORT "LPDDR_DQ[15]" IO_TYPE=SSTL135_I;

#===============================================================================
# RGMII ETHERNET INTERFACE
#===============================================================================

# --- REFERENCE CLOCK (125 MHz) ---
LOCATE COMP "ETH_REFCLK" SITE "G1";
IOBUF  PORT "ETH_REFCLK" IO_TYPE=LVCMOS33;

# --- RECEIVE INTERFACE ---
LOCATE COMP "RGMII_RX_CLK" SITE "F2";
IOBUF  PORT "RGMII_RX_CLK" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_RX_CTL" SITE "F1";
IOBUF  PORT "RGMII_RX_CTL" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_RX_D[0]" SITE "H2";
IOBUF  PORT "RGMII_RX_D[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_RX_D[1]" SITE "H3";
IOBUF  PORT "RGMII_RX_D[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_RX_D[2]" SITE "H4";
IOBUF  PORT "RGMII_RX_D[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_RX_D[3]" SITE "H5";
IOBUF  PORT "RGMII_RX_D[3]" IO_TYPE=LVCMOS33;

# --- TRANSMIT INTERFACE ---
LOCATE COMP "RGMII_TX_CLK" SITE "J1";
IOBUF  PORT "RGMII_TX_CLK" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_TX_CTL" SITE "J2";
IOBUF  PORT "RGMII_TX_CTL" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_TX_D[0]" SITE "K3";
IOBUF  PORT "RGMII_TX_D[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_TX_D[1]" SITE "K2";
IOBUF  PORT "RGMII_TX_D[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_TX_D[2]" SITE "K1";
IOBUF  PORT "RGMII_TX_D[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "RGMII_TX_D[3]" SITE "J4";
IOBUF  PORT "RGMII_TX_D[3]" IO_TYPE=LVCMOS33;

# --- MDIO INTERFACE ---
LOCATE COMP "MDIO_CLK" SITE "G2";
IOBUF  PORT "MDIO_CLK" IO_TYPE=LVCMOS33;
LOCATE COMP "MDIO_DATA" SITE "G3";
IOBUF  PORT "MDIO_DATA" IO_TYPE=LVCMOS33;

#===============================================================================
# ULPI USB INTERFACE
#===============================================================================

# --- ULPI CLOCK (60 MHz) ---
LOCATE COMP "ULPI_CLK" SITE "C8";
IOBUF  PORT "ULPI_CLK" IO_TYPE=LVCMOS33;

# --- ULPI RESET ---
LOCATE COMP "ULPI_RST" SITE "A11";
IOBUF  PORT "ULPI_RST" IO_TYPE=LVCMOS33;

# --- ULPI DATA BUS [7:0] ---
LOCATE COMP "ULPI_DATA[0]" SITE "B14";
IOBUF  PORT "ULPI_DATA[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[1]" SITE "A15";
IOBUF  PORT "ULPI_DATA[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[2]" SITE "B13";
IOBUF  PORT "ULPI_DATA[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[3]" SITE "A14";
IOBUF  PORT "ULPI_DATA[3]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[4]" SITE "C12";
IOBUF  PORT "ULPI_DATA[4]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[5]" SITE "A13";
IOBUF  PORT "ULPI_DATA[5]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[6]" SITE "B12";
IOBUF  PORT "ULPI_DATA[6]" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_DATA[7]" SITE "A12";
IOBUF  PORT "ULPI_DATA[7]" IO_TYPE=LVCMOS33;

# --- ULPI CONTROL SIGNALS ---
LOCATE COMP "ULPI_DIR" SITE "D13";
IOBUF  PORT "ULPI_DIR" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_NXT" SITE "D12";
IOBUF  PORT "ULPI_NXT" IO_TYPE=LVCMOS33;
LOCATE COMP "ULPI_STP" SITE "C13";
IOBUF  PORT "ULPI_STP" IO_TYPE=LVCMOS33;

#===============================================================================
# CLOCK FREQUENCY CONSTRAINTS
#===============================================================================

# Primary system clock
FREQUENCY PORT "CLK_100MHZ" 100 MHZ;

# Ethernet reference clock
FREQUENCY PORT "ETH_REFCLK" 125 MHZ;

# ULPI clock
FREQUENCY PORT "ULPI_CLK" 60 MHZ;