INFO: Starting PRECISION_RTL for logic synthesis
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista skalldri@ECE-FYDP6 Service Pack 1 6.01.7601 x86
//  
//  Start time Sat Feb 01 15:21:35 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: "USING DESIGN ARCH"
Info: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
Info: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "fir_synth_pkg.vhd"
INFO: Analyzing "fir_lib.vhd"
INFO: Analyzing "fir.vhd"
INFO: Analyzing "fir_top.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:28:35
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:34:50
Info: Initializing...
Info: Root Module work.fir_top(main): Pre-processing...
Info: Module work.sine_wave(sample_64): Pre-processing...
Info: Built-in hardware memory core inferred for variable ': sine_wave.sine_waveform_map_64 depth = 64, width = 16'.
Info: Module work.white_noise(main){generic map (use_clock_50 => false)}: Pre-processing...
Warning: "fir_lib.vhd", line 319: signal clock_count has never been used.
Info: Built-in hardware memory core inferred for variable ': white_noise.noise_waveform_map depth = 1024, width = 16'.
Info: Module work.fir(low_pass): Pre-processing...
Info: Module work.audio_dac(main): Pre-processing...
Info: Module work.audio_pll(main): Pre-processing...
Info: Module work.i2c_av_config(main): Pre-processing...
Info: Module work.i2c_ctrl(main): Pre-processing...
Info: Extracted FSM in module work.i2c_av_config(main), with state variable = m_setup_st[3:0], async set/reset state(s) = (none), number of states = 3.
Info: Re-encoding 3 state FSM as "binary".
Info: FSM: State encoding table.
Info: FSM:	Index	                            Literal	                      Encoding
Info: FSM:	    0	                               0000	                            00
Info: FSM:	    1	                               0001	                            01
Info: FSM:	    2	                               0010	                            10
Info: FSM: Removing unreachable default branch
Info: Built-in hardware memory core inferred for variable ': frequency_map depth = 128, width = 16'.
Warning: "fir.vhd", line 79: signal prod(0) has never been used.
Warning: "fir.vhd", line 79: signal sum(0 to 1) has never been used.
Warning: "fir_lib.vhd", line 379: signal sub_wire0[5:2] has never been used.
Warning: "fir_top.vhd", line 24: Input port clock_50 has never been used.
Warning: "fir_top.vhd", line 27: Input port key[3:1] has never been used.
Warning: "fir_top.vhd", line 28: Input port sw[15:7] has never been used.
Warning: "fir_top.vhd", line 29: Output port ledg has never been assigned a value.
Warning: "fir_top.vhd", line 30: Output port ledr has never been assigned a value.
Warning: "fir_top.vhd", line 84: signal noise_clk has never been used.
Info: Module work.sine_wave(sample_64): Compiling...
Info: Module work.white_noise(main){generic map (use_clock_50 => false)}: Compiling...
Info: "fir_lib.vhd", line 353: Sharing register o_data[15] with o_data[14]
Info: "fir_lib.vhd", line 353: Sharing register o_data[15] with o_data[13]
Info: "fir_lib.vhd", line 353: Sharing register o_data[15] with o_data[12]
Info: "fir_lib.vhd", line 353: Sharing register o_data[15] with o_data[11]
Info: "fir_lib.vhd", line 353: Sharing register o_data[3] with o_data[2]
Info: "fir_lib.vhd", line 353: Sharing register o_data[3] with o_data[1]
Info: "fir_lib.vhd", line 353: Sharing register o_data[3] with o_data[0]
Info: "fir_lib.vhd", line 348: Macro Modgen_Counter "counter_up_clock_0_10" inferred for node "address".
Info: Module work.fir(low_pass): Compiling...
Info: Module work.audio_pll(main): Compiling...
Info: Module work.audio_dac(main): Compiling...
Info: "fir_lib.vhd", line 481: Macro Modgen_Counter "counter_up_sclear_clock_0_4" inferred for node "bck_div".
Info: "fir_lib.vhd", line 496: Macro Modgen_Counter "counter_up_sclear_clock_0_9" inferred for node "lrck_1x_div".
Info: Module work.i2c_ctrl(main): Compiling...
Info: "fir_lib.vhd", line 563: Macro Modgen_Counter "counter_up_sload_sclear_clock_cnt_en_0_6" inferred for node "sd_counter".
Info: Module work.i2c_av_config(main): Compiling...
Info: "fir_lib.vhd", line 734: Sharing register m_i2c_data[21] with m_i2c_data[20]
Info: "fir_lib.vhd", line 734: Sharing register m_i2c_data[21] with m_i2c_data[18]
Info: "fir_lib.vhd", line 734: Sharing register m_i2c_data[6] with m_i2c_data[5]
Info: "fir_lib.vhd", line 734: Sharing register m_i2c_data[4] with m_i2c_data[3]
Info: "fir_lib.vhd", line 700: Macro Modgen_Counter "counter_up_clock_cnt_en_0_16" inferred for node "cont".
Info: "fir_lib.vhd", line 714: Macro Modgen_Counter "counter_up_sclear_clock_0_16" inferred for node "m_i2c_clk_div".
Info: "fir_lib.vhd", line 759: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_6" inferred for node "lut_index".
Info: Root Module work.fir_top(main): Compiling...
Info: "fir_top.vhd", line 191: Macro Modgen_Counter "counter_up_clock_0_4" inferred for node "bit_position".
Info: "fir_lib.vhd", line 111: Inferred rom instance 'rtlcI6' of type 'rom_12_6_64_30'.
Info: "fir_lib.vhd", line 166: Inferred rom instance 'rtlcI7' of type 'rom_8_10_1024_32'.
Warning: "fir_lib.vhd", line 353: Optimizing state bit(s) o_data[3] to constant 0
Info: "fir_lib.vhd", line 767: Inferred rom instance 'rtlcI8' of type 'rom_8_6_64_33'.
Warning: "fir_lib.vhd", line 734: Optimizing state bit(s) m_i2c_data[23] to constant 0
Warning: "fir_lib.vhd", line 734: Optimizing state bit(s) m_i2c_data[19] to constant 0
Warning: "fir_lib.vhd", line 734: Optimizing state bit(s) m_i2c_data[17:13] to constant 0
Warning: "fir_lib.vhd", line 734: Optimizing state bit(s) m_i2c_data[8] to constant 0
Info: "fir_synth_pkg.vhd", line 57: Inferred rom instance 'rtlcI9' of type 'rom_13_7_128_36'.
Info: Rebalanced Expression Tree...

Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 9, Inferred (Modgen/Selcounter/AddSub) : 8 (8 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
Info: Total CPU time taken for compilation: 4.7 secs.
Info: Total lines of RTL compiled: 896.
Info: Overall running time 7.0 secs.
Info: Current working directory: uw_tmp/.
Info: "fir.vhd", line 135:, 16 adders in series feeding nets 'sum(17)(0)' to 'sum(17)(15)',  were balanced.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/fir_top_gate.xdb
Info: Writing file: uw_tmp/fir_top_gate.vhd.
Info: Info, Writing xrf file 'uw_tmp/fir_top_gate.xrf'
Info: Writing file: uw_tmp/fir_top_gate.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 1 Instances are flattened in hierarchical block .work.audio_dac.main.
Info: 3 Instances are flattened in hierarchical block .work.fir_top.main.
Info:  Writing ROM data in 'u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex'.
Info:  Writing ROM data in 'u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex'.
Info: Optimizing design view:.work.fir.low_pass
Info: Optimizing design view:.work.i2c_ctrl_notri.main_unfold_1393
Info: Optimizing design view:.work.i2c_av_config_notri.main_unfold_1971
Info: Optimizing design view:.work.fir_top.main
Warning: Port hex0(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex0(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex1(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex2(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port hex3(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(7) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledg(8) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(7) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(8) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(9) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(10) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(11) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(12) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(13) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(14) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(15) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(16) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port ledr(17) is connected to a disabled tristate, possibly unconnected Port in design.
Info: -- Running timing characterization...
Warning: Timer notification: No timing arcs found for model 'altpll' in technology 'cycloneii'.
Warning:     Creating black box model..
Warning: Timer notification: Attempt to propagate clock u_i2c_av_config/reg_m_i2c_ctrl_clk/out(5) assigned to pin u_i2c_av_config/reg_m_i2c_ctrl_clk/regout from
Warning:     instance u_i2c_av_config/ix83 over non-unate connection, stopping propagation of clocks to O..
Info: Ripple clock net m_i2c_ctrl_clk converted into clock net and enable net.
Info: -- Saving the design database in uw_tmp/fir_top.xdb
Info: Writing file: uw_tmp/fir_top.edf.
Info: Info, Writing xrf file 'uw_tmp/fir_top.xrf'
Info: Writing file: uw_tmp/fir_top.xrf.
Info: -- Writing file uw_tmp/fir_top.tcl
Info: exq_pr_compile_project gen_vcf fir_top 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 5.5 secs.
Info: Overall running time 9.0 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/fir_top_logic.xdb
Info: Writing file: uw_tmp/fir_top_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/fir_top_logic.xrf'
Info: Writing file: uw_tmp/fir_top_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: clock_27 aud_bclk u_audio_dac_reg_lrck_1x.regout
Info: -- Saving the design database in uw_tmp/fir_top_logic.xdb
Info: Writing file: uw_tmp/fir_top_logic.v.
Info: Warning, Moving uw_tmp/fir_top_logic.xrf to uw_tmp/mgc_old_fir_top_logic.xrf as uw_tmp/fir_top_logic.xrf exists
Info: Writing file: uw_tmp/fir_top_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/fir_top_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/fir_top_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   8.15     8.15     0.00    sw(2)                 hex6(0)              
INFO:   8.12     8.12     0.00    sw(1)                 hex6(0)              
INFO:   7.88     7.88     0.00    sw(0)                 hex6(0)              
INFO:   7.75     7.75     0.00    sw(4)                 hex6(0)              
INFO:   7.69     7.69     0.00    sw(5)                 hex6(0)              
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 122 MHz,  8.15 ns (estimated by logic-synthesis)
INFO: AREA = 706 cells (706 luts, 320 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:16 2014
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl fir_top
Info: Quartus(args): fir_top
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 121 megabytes
    Info: Processing ended: Sat Feb 01 15:22:17 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:18 2014
Info: Command: quartus_sh -t Y:\lib\pins-lab2.tcl fir_top
Info: Quartus(args): fir_top
Info: Evaluation of Tcl script Y:\lib\pins-lab2.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sat Feb 01 15:22:21 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:22 2014
Info: Command: quartus_map fir_top --source=fir_top_logic.edf --family=CycloneII
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 42 design units, including 42 entities, in source file fir_top_logic.edf
    Info: Found entity 1: add_16_0
    Info: Found entity 2: add_16_1
    Info: Found entity 3: add_16_10
    Info: Found entity 4: add_16_11
    Info: Found entity 5: add_16_12
    Info: Found entity 6: add_16_13
    Info: Found entity 7: add_16_14
    Info: Found entity 8: add_16_15
    Info: Found entity 9: add_16_2
    Info: Found entity 10: add_16_3
    Info: Found entity 11: add_16_4
    Info: Found entity 12: add_16_5
    Info: Found entity 13: add_16_6
    Info: Found entity 14: add_16_7
    Info: Found entity 15: add_16_8
    Info: Found entity 16: add_16_9
    Info: Found entity 17: add_9_0
    Info: Found entity 18: modgen_counter_10_0
    Info: Found entity 19: modgen_counter_16_0
    Info: Found entity 20: modgen_counter_16_1
    Info: Found entity 21: modgen_counter_6_0
    Info: Found entity 22: modgen_counter_9_0
    Info: Found entity 23: mult_32_60
    Info: Found entity 24: mult_32_61
    Info: Found entity 25: mult_32_62
    Info: Found entity 26: mult_32_63
    Info: Found entity 27: mult_32_64
    Info: Found entity 28: mult_32_65
    Info: Found entity 29: mult_32_66
    Info: Found entity 30: mult_32_67
    Info: Found entity 31: mult_32_68
    Info: Found entity 32: mult_32_69
    Info: Found entity 33: mult_32_70
    Info: Found entity 34: mult_32_71
    Info: Found entity 35: mult_32_72
    Info: Found entity 36: mult_32_73
    Info: Found entity 37: mult_32_74
    Info: Found entity 38: sub_5_0
    Info: Found entity 39: fir
    Info: Found entity 40: fir_top
    Info: Found entity 41: i2c_av_config_notri
    Info: Found entity 42: i2c_ctrl_notri
Info: Elaborating entity "fir_top" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_9_0" for hierarchy "modgen_counter_9_0:u_audio_dac_modgen_counter_lrck_1x_div"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altpll" for hierarchy "altpll:u_audio_dac_p1_altpll"
Info: Elaborated megafunction instantiation "altpll:u_audio_dac_p1_altpll"
Info: Instantiated megafunction "altpll:u_audio_dac_p1_altpll" with the following parameter:
    Info: Parameter "CLK0_DIVIDE_BY" = "15"
    Info: Parameter "CLK1_MULTIPLY_BY" = "2"
    Info: Parameter "CLK1_PHASE_SHIFT" = "0"
    Info: Parameter "bus_names" = "clk(9:0)  clkbad(1:0)  clkena(5:0)  extclk(3:0)  extclkena(3:0)  inclk(1:0)  phasecounterselect(3:0)  "
    Info: Parameter "CLK1_DIVIDE_BY" = "3"
    Info: Parameter "INCLK0_INPUT_FREQUENCY" = "37037"
    Info: Parameter "OPERATION_MODE" = "NORMAL"
    Info: Parameter "PLL_TYPE" = "FAST"
    Info: Parameter "CLK0_DUTY_CYCLE" = "50"
    Info: Parameter "COMPENSATE_CLOCK" = "CLK0"
    Info: Parameter "CLK0_MULTIPLY_BY" = "14"
    Info: Parameter "CLK0_PHASE_SHIFT" = "0"
    Info: Parameter "CLK1_DUTY_CYCLE" = "50"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
Info: Elaborating entity "i2c_av_config_notri" for hierarchy "i2c_av_config_notri:u_i2c_av_config"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_16_0" for hierarchy "i2c_av_config_notri:u_i2c_av_config|modgen_counter_16_0:modgen_counter_cont"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_16_1" for hierarchy "i2c_av_config_notri:u_i2c_av_config|modgen_counter_16_1:modgen_counter_m_i2c_clk_div"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "i2c_ctrl_notri" for hierarchy "i2c_av_config_notri:u_i2c_av_config|i2c_ctrl_notri:u0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_6_0" for hierarchy "i2c_av_config_notri:u_i2c_av_config|i2c_ctrl_notri:u0|modgen_counter_6_0:modgen_counter_sd_counter"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_5_0" for hierarchy "i2c_av_config_notri:u_i2c_av_config|i2c_ctrl_notri:u0|sub_5_0:sdo_sub5_5i2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "fir" for hierarchy "fir:u_low_pass"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_0" for hierarchy "fir:u_low_pass|add_16_0:modgen_add_0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_1" for hierarchy "fir:u_low_pass|add_16_1:modgen_add_1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_10" for hierarchy "fir:u_low_pass|add_16_10:modgen_add_10"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_11" for hierarchy "fir:u_low_pass|add_16_11:modgen_add_11"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_12" for hierarchy "fir:u_low_pass|add_16_12:modgen_add_12"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_13" for hierarchy "fir:u_low_pass|add_16_13:modgen_add_13"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_14" for hierarchy "fir:u_low_pass|add_16_14:modgen_add_14"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_15" for hierarchy "fir:u_low_pass|add_16_15:modgen_add_15"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_2" for hierarchy "fir:u_low_pass|add_16_2:modgen_add_2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_3" for hierarchy "fir:u_low_pass|add_16_3:modgen_add_3"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_4" for hierarchy "fir:u_low_pass|add_16_4:modgen_add_4"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_5" for hierarchy "fir:u_low_pass|add_16_5:modgen_add_5"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_6" for hierarchy "fir:u_low_pass|add_16_6:modgen_add_6"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_7" for hierarchy "fir:u_low_pass|add_16_7:modgen_add_7"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_8" for hierarchy "fir:u_low_pass|add_16_8:modgen_add_8"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_16_9" for hierarchy "fir:u_low_pass|add_16_9:modgen_add_9"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_68" for hierarchy "fir:u_low_pass|mult_32_68:prod_10__mults19_8"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_69" for hierarchy "fir:u_low_pass|mult_32_69:prod_11__mults19_9"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_70" for hierarchy "fir:u_low_pass|mult_32_70:prod_12__mults21_10"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_71" for hierarchy "fir:u_low_pass|mult_32_71:prod_13__mults20_11"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_72" for hierarchy "fir:u_low_pass|mult_32_72:prod_15__mults20_12"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_73" for hierarchy "fir:u_low_pass|mult_32_73:prod_16__mults19_13"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_74" for hierarchy "fir:u_low_pass|mult_32_74:prod_17__mults21_14"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_60" for hierarchy "fir:u_low_pass|mult_32_60:prod_1__mults21_0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_61" for hierarchy "fir:u_low_pass|mult_32_61:prod_2__mults19_1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_62" for hierarchy "fir:u_low_pass|mult_32_62:prod_3__mults20_2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_63" for hierarchy "fir:u_low_pass|mult_32_63:prod_5__mults20_3"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_64" for hierarchy "fir:u_low_pass|mult_32_64:prod_6__mults21_4"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_65" for hierarchy "fir:u_low_pass|mult_32_65:prod_7__mults19_5"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_66" for hierarchy "fir:u_low_pass|mult_32_66:prod_8__mults19_6"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "mult_32_67" for hierarchy "fir:u_low_pass|mult_32_67:prod_9__mults19_7"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_10_0" for hierarchy "modgen_counter_10_0:u_noise_modgen_counter_address"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "altsyncram:u_noise_modgen_rom_ix24__ix20462z34211"
Info: Elaborated megafunction instantiation "altsyncram:u_noise_modgen_rom_ix24__ix20462z34211"
Info: Instantiated megafunction "altsyncram:u_noise_modgen_rom_ix24__ix20462z34211" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "8"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nk2.tdf
    Info: Found entity 1: altsyncram_9nk2
Info: Elaborating entity "altsyncram_9nk2" for hierarchy "altsyncram:u_noise_modgen_rom_ix24__ix20462z34211|altsyncram_9nk2:auto_generated"
Warning: Byte addressed memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" was read in the word-addressed format
Warning: Width of data items in "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "add_9_0" for hierarchy "add_9_0:u_sine_address_add9_0i1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "altsyncram:u_sine_modgen_rom_ix21__ix20462z58995"
Info: Elaborated megafunction instantiation "altsyncram:u_sine_modgen_rom_ix21__ix20462z58995"
Info: Instantiated megafunction "altsyncram:u_sine_modgen_rom_ix21__ix20462z58995" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "12"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "12"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "6"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0bk2.tdf
    Info: Found entity 1: altsyncram_0bk2
Info: Elaborating entity "altsyncram_0bk2" for hierarchy "altsyncram:u_sine_modgen_rom_ix21__ix20462z58995|altsyncram_0bk2:auto_generated"
Warning: Width of data items in "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8 warnings, reporting 8
    Warning: Data at line (2) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "aud_bclk" is moved to its source
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "ix12601z20184"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "altpll:u_audio_dac_p1_altpll|pll"
Warning: Design contains 13 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "clock_50"
    Warning: No output dependent on input pin "key[1]"
    Warning: No output dependent on input pin "key[2]"
    Warning: No output dependent on input pin "key[3]"
    Warning: No output dependent on input pin "sw[7]"
    Warning: No output dependent on input pin "sw[8]"
    Warning: No output dependent on input pin "sw[9]"
    Warning: No output dependent on input pin "sw[10]"
    Warning: No output dependent on input pin "sw[11]"
    Warning: No output dependent on input pin "sw[12]"
    Warning: No output dependent on input pin "sw[13]"
    Warning: No output dependent on input pin "sw[14]"
    Warning: No output dependent on input pin "sw[15]"
Info: Implemented 1091 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 88 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 956 logic cells
    Info: Implemented 20 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Sat Feb 01 15:22:35 2014
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:37 2014
Info: Command: quartus_fit fir_top --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C7 for design "fir_top"
Warning: Compensate clock of PLL "altpll:u_audio_dac_p1_altpll|pll" has been set to clock1
Info: Implemented PLL "altpll:u_audio_dac_p1_altpll|pll" as Cyclone II PLL type
    Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for altpll:u_audio_dac_p1_altpll|_clk1 port
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'fir_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 4 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000 aud_adclrck_dup0
    Info:    1.000 aud_bclk_dup0
    Info:   37.037     clock_27
    Info:   55.555 u_audio_dac_p1_altpll|pll|clk[1]
Info: Automatically promoted node altpll:u_audio_dac_p1_altpll|_clk1 (placed in counter C0 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node aud_adclrck_dup0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node aud_daclrck_obuf
        Info: Destination node aud_adclrck_obuf
        Info: Destination node ix50205z52923
Info: Automatically promoted node aud_bclk_dup0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ix15494z52923
        Info: Destination node aud_bclk
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Warning: PLL "altpll:u_audio_dac_p1_altpll|pll" output port clk[1] feeds output pin "aud_xck_obuf" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning: Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning: Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 90 output pins without output pin load capacitance assignment
    Info: Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aud_xck" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aud_dacdat" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aud_daclrck" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aud_adclrck" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "i2c_sclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "i2c_sdat" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aud_bclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin aud_bclk has a permanently enabled output enable
Info: Generated suppressed messages file P:/ece327/lab2/uw_tmp/fir_top.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 370 megabytes
    Info: Processing ended: Sat Feb 01 15:22:46 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:49 2014
Info: Command: quartus_sta -t Y://skel/timing-quartus.tcl fir_top
Info: Quartus(args): fir_top
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name clock_27 clock_27
    Info: create_generated_clock -source {u_audio_dac_p1_altpll|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u_audio_dac_p1_altpll|pll|clk[1]} {u_audio_dac_p1_altpll|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name aud_bclk_dup0 aud_bclk_dup0
    Info: create_clock -period 1.000 -name aud_adclrck_dup0 aud_adclrck_dup0
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    73.13 MHz    73.13 MHz aud_adclrck_dup0   
    Info:   126.81 MHz   126.81 MHz   clock_27   
    Info:   208.55 MHz   208.55 MHz u_audio_dac_p1_altpll|pll|clk[1]   
    Info:   786.78 MHz   450.05 MHz aud_bclk_dup0 limit due to high minimum pulse width violation (tch) 
Info: Evaluation of Tcl script Y://skel/timing-quartus.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Sat Feb 01 15:22:53 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:22:54 2014
Info: Command: quartus_asm fir_top
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Sat Feb 01 15:22:59 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:23:00 2014
Info: Command: quartus_eda fir_top --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "fir_top.vho" and "fir_top_vhd.sdo" in directory "P:/ece327/lab2/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Sat Feb 01 15:23:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 01 15:23:04 2014
Info: Command: quartus_eda fir_top --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "fir_top.vo" and "fir_top_v.sdo" in directory "P:/ece327/lab2/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Sat Feb 01 15:23:08 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module fir_top
-- Compiling module modgen_counter_9_0
-- Compiling module modgen_counter_10_0
-- Compiling module add_9_0
-- Compiling module i2c_av_config_notri
-- Compiling module i2c_ctrl_notri
-- Compiling module modgen_counter_6_0
-- Compiling module sub_5_0
-- Compiling module modgen_counter_16_1
-- Compiling module modgen_counter_16_0
-- Compiling module fir
-- Compiling module add_16_15
-- Compiling module add_16_14
-- Compiling module add_16_13
-- Compiling module add_16_12
-- Compiling module add_16_11
-- Compiling module add_16_10
-- Compiling module add_16_9
-- Compiling module add_16_8
-- Compiling module add_16_7
-- Compiling module add_16_6
-- Compiling module add_16_5
-- Compiling module add_16_4
-- Compiling module add_16_3
-- Compiling module add_16_2
-- Compiling module add_16_1
-- Compiling module add_16_0
-- Compiling module mult_32_74
-- Compiling module mult_32_73
-- Compiling module mult_32_72
-- Compiling module mult_32_71
-- Compiling module mult_32_70
-- Compiling module mult_32_69
-- Compiling module mult_32_68
-- Compiling module mult_32_67
-- Compiling module mult_32_66
-- Compiling module mult_32_65
-- Compiling module mult_32_64
-- Compiling module mult_32_63
-- Compiling module mult_32_62
-- Compiling module mult_32_61
-- Compiling module mult_32_60

Top level modules:
	fir_top
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling package fir_synth_pkg
-- Compiling package fir_synth_pkg
-- Compiling package body fir_synth_pkg
-- Compiling package body fir_synth_pkg
-- Loading package fir_synth_pkg
-- Loading package fir_synth_pkg
-- Loading package fir_synth_pkg
-- Loading package fir_synth_pkg
-- Compiling entity sine_wave
-- Compiling entity sine_wave
-- Compiling architecture sample_1024 of sine_wave
-- Compiling architecture sample_1024 of sine_wave
-- Compiling architecture sample_64 of sine_wave
-- Compiling architecture sample_64 of sine_wave
-- Loading entity sine_wave
-- Loading entity sine_wave
-- Compiling entity white_noise
-- Compiling entity white_noise
-- Compiling architecture main of white_noise
-- Compiling architecture main of white_noise
-- Loading package altera_mf_components
-- Loading package altera_mf_components
-- Compiling entity audio_pll
-- Compiling entity audio_pll
-- Compiling architecture main of audio_pll
-- Compiling architecture main of audio_pll
-- Compiling entity audio_dac
-- Compiling entity audio_dac
-- Compiling architecture main of audio_dac
-- Compiling architecture main of audio_dac
-- Loading entity audio_pll
-- Loading entity audio_pll
-- Compiling entity i2c_ctrl
-- Compiling entity i2c_ctrl
-- Compiling architecture main of i2c_ctrl
-- Compiling architecture main of i2c_ctrl
-- Compiling entity i2c_av_config
-- Compiling entity i2c_av_config
-- Compiling architecture main of i2c_av_config
-- Compiling architecture main of i2c_av_config
-- Loading entity i2c_ctrl
-- Loading entity i2c_ctrl
** Warning: fir_lib.vhd(768): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(768): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(769): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(769): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(770): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(770): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(771): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(771): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(772): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(772): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(773): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(773): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(774): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(774): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(775): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(775): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(776): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(776): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(777): Choice in selected signal assignment must be locally static.
** Warning: fir_lib.vhd(777): Choice in selected signal assignment must be locally static.
-- Compiling entity fir
-- Compiling entity fir
-- Compiling architecture avg of fir
-- Compiling architecture avg of fir
-- Compiling architecture low_pass of fir
-- Compiling architecture low_pass of fir
-- Loading entity fir
-- Loading entity fir
-- Compiling entity fir_top
-- Compiling entity fir_top
-- Compiling architecture main of fir_top
-- Compiling architecture main of fir_top
-- Loading entity sine_wave
-- Loading entity sine_wave
-- Loading entity white_noise
-- Loading entity white_noise
-- Loading entity fir
-- Loading entity fir
-- Loading entity audio_dac
-- Loading entity audio_dac
-- Loading entity i2c_av_config
-- Loading entity i2c_av_config
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module fir_top_chip
-- Compiling module fir_top_chip


Top level modules:
Top level modules:
	fir_top_chip
	fir_top_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/fir_top_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/fir_top_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/fir_top_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
