--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<0>                       SLICE_X55Y59.A    SLICE_X49Y61.A2  !
 ! data_ext<1>                       SLICE_X53Y62.A    SLICE_X50Y62.B5  !
 ! data_ext<2>                       SLICE_X55Y62.C    SLICE_X50Y62.A5  !
 ! data_ext<3>                       SLICE_X54Y60.B    SLICE_X55Y60.A1  !
 ! data_ext<4>                       SLICE_X53Y57.C    SLICE_X53Y59.D6  !
 ! data_ext<5>                       SLICE_X57Y59.A    SLICE_X52Y62.A1  !
 ! data_ext<6>                       SLICE_X52Y59.B    SLICE_X50Y61.A6  !
 ! data_ext<7>                       SLICE_X61Y62.A    SLICE_X52Y62.D1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1661 paths analyzed, 463 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.505ns.
--------------------------------------------------------------------------------

Paths for end point audio/regs/WR3D_1 (SLICE_X80Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     71.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/WR3D_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.499ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (1.324 - 1.295)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/WR3D_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X51Y65.A1      net (fanout=4)        2.573   cont/FF00_data_out<1>
    SLICE_X51Y65.A       Tilo                  0.094   data_ext<1>LogicTrst76
                                                       data_ext<1>LogicTrst76
    SLICE_X53Y62.A1      net (fanout=1)        1.008   data_ext<1>LogicTrst76
    SLICE_X53Y62.A       Tilo                  0.094   data_ext<1>LogicTrst100
                                                       data_ext<1>LogicTrst116
    SLICE_X80Y116.BX     net (fanout=57)       5.298   data_ext<1>
    SLICE_X80Y116.CLK    Tdick                -0.018   audio/regs/WR3D<3>
                                                       audio/regs/WR3D_1
    -------------------------------------------------  ---------------------------
    Total                                      9.499ns (0.620ns logic, 8.879ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/NR50_1 (SLICE_X71Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     71.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/NR50_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.312 - 1.295)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/NR50_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X51Y65.A1      net (fanout=4)        2.573   cont/FF00_data_out<1>
    SLICE_X51Y65.A       Tilo                  0.094   data_ext<1>LogicTrst76
                                                       data_ext<1>LogicTrst76
    SLICE_X53Y62.A1      net (fanout=1)        1.008   data_ext<1>LogicTrst76
    SLICE_X53Y62.A       Tilo                  0.094   data_ext<1>LogicTrst100
                                                       data_ext<1>LogicTrst116
    SLICE_X71Y131.BX     net (fanout=57)       5.201   data_ext<1>
    SLICE_X71Y131.CLK    Tdick                -0.011   audio/regs/NR50<3>
                                                       audio/regs/NR50_1
    -------------------------------------------------  ---------------------------
    Total                                      9.409ns (0.627ns logic, 8.782ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/WR37_1 (SLICE_X88Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     71.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/WR37_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (1.261 - 1.295)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/WR37_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X51Y65.A1      net (fanout=4)        2.573   cont/FF00_data_out<1>
    SLICE_X51Y65.A       Tilo                  0.094   data_ext<1>LogicTrst76
                                                       data_ext<1>LogicTrst76
    SLICE_X53Y62.A1      net (fanout=1)        1.008   data_ext<1>LogicTrst76
    SLICE_X53Y62.A       Tilo                  0.094   data_ext<1>LogicTrst100
                                                       data_ext<1>LogicTrst116
    SLICE_X88Y96.BX      net (fanout=57)       5.118   data_ext<1>
    SLICE_X88Y96.CLK     Tdick                -0.018   audio/regs/WR37<3>
                                                       audio/regs/WR37_1
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (0.620ns logic, 8.699ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X48Y126.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y126.AQ     Tcko                  0.433   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X48Y126.AX     net (fanout=2)        0.160   audio/freq3div/counter<6>
    SLICE_X48Y126.CLK    Tckdi       (-Th)     0.120   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.313ns logic, 0.160ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point cont/statediv/clock_out (SLICE_X49Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont/statediv/counter_2 (FF)
  Destination:          cont/statediv/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.147 - 0.137)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont/statediv/counter_2 to cont/statediv/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y95.BQ      Tcko                  0.433   cont/statediv/counter<1>
                                                       cont/statediv/counter_2
    SLICE_X49Y95.A6      net (fanout=3)        0.261   cont/statediv/counter<2>
    SLICE_X49Y95.CLK     Tah         (-Th)     0.197   cont/statediv/clock_out1
                                                       cont/statediv/clock_out_rstpot
                                                       cont/statediv/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.236ns logic, 0.261ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_5 (SLICE_X48Y125.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_5 (FF)
  Destination:          audio/freq3div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_5 to audio/freq3div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y125.BQ     Tcko                  0.433   audio/freq3div/counter<5>
                                                       audio/freq3div/counter_5
    SLICE_X48Y125.B6     net (fanout=4)        0.278   audio/freq3div/counter<5>
    SLICE_X48Y125.CLK    Tah         (-Th)     0.222   audio/freq3div/counter<5>
                                                       audio/freq3div/Mcount_counter_xor<5>11
                                                       audio/freq3div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.211ns logic, 0.278ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR13<7>/SR
  Logical resource: audio/regs/NR13_4/SR
  Location pin: SLICE_X13Y75.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR13<7>/SR
  Logical resource: audio/regs/NR13_4/SR
  Location pin: SLICE_X13Y75.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    9.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1661 paths, 0 nets, and 488 connections

Design statistics:
   Minimum period:   9.505ns{1}   (Maximum frequency: 105.208MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  4 03:29:46 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 709 MB



