<stg><name>activation_bckwd</name>


<trans_list>

<trans id="332" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="22" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="cmp41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="22" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln46_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln46_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="26" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="27" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="33" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="34" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="35" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 200, void @empty_14, void @empty_11, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dimension

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %type_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %type_r

]]></Node>
<StgValue><ssdm name="type_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %dimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dimension

]]></Node>
<StgValue><ssdm name="dimension_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:21 %x_t = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_t"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:22 %dx_t = alloca i64 1

]]></Node>
<StgValue><ssdm name="dx_t"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:23 %dy_t = alloca i64 1

]]></Node>
<StgValue><ssdm name="dy_t"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %icmp_ln24 = icmp_ne  i32 %dimension_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25 %br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-residual-header16, void %loop-memcpy-expansion19.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:0 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dy_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion19.preheader:1 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion19.preheader:2 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion19.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion19.preheader:4 %br_ln0 = br void %loop-memcpy-expansion19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion19:0 %loop_index20 = phi i7 %empty_22, void %loop-memcpy-expansion19.split, i7 0, void %loop-memcpy-expansion19.preheader

]]></Node>
<StgValue><ssdm name="loop_index20"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion19:1 %empty_22 = add i7 %loop_index20, i7 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion19:2 %loop_index20_cast18 = zext i7 %loop_index20

]]></Node>
<StgValue><ssdm name="loop_index20_cast18"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion19:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion19:4 %exitcond319 = icmp_eq  i32 %loop_index20_cast18, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="exitcond319"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion19:5 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion19:6 %br_ln0 = br i1 %exitcond319, void %loop-memcpy-expansion19.split, void %loop-memcpy-expansion13.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion19.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion19.split:0 %loop_index20_cast5 = zext i7 %loop_index20

]]></Node>
<StgValue><ssdm name="loop_index20_cast5"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion19.split:2 %empty_24 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion19.split:3 %dy_t_addr = getelementptr i32 %dy_t, i64 0, i64 %loop_index20_cast5

]]></Node>
<StgValue><ssdm name="dy_t_addr"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion19.split:4 %store_ln0 = store i32 %empty_24, i7 %dy_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion19.split:5 %br_ln0 = br void %loop-memcpy-expansion19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:0 %p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion13.preheader:1 %p_cast1_cast = sext i62 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion13.preheader:2 %gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:4 %br_ln0 = br void %loop-memcpy-expansion13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13:0 %loop_index14 = phi i7 %empty_25, void %loop-memcpy-expansion13.split, i7 0, void %loop-memcpy-expansion13.preheader

]]></Node>
<StgValue><ssdm name="loop_index14"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion13:1 %empty_25 = add i7 %loop_index14, i7 1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion13:2 %loop_index14_cast22 = zext i7 %loop_index14

]]></Node>
<StgValue><ssdm name="loop_index14_cast22"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion13:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion13:4 %exitcond308 = icmp_eq  i32 %loop_index14_cast22, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="exitcond308"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion13:5 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion13:6 %br_ln0 = br i1 %exitcond308, void %loop-memcpy-expansion13.split, void %loop-memcpy-residual-header16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13.split:1 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion13.split:0 %loop_index14_cast6 = zext i7 %loop_index14

]]></Node>
<StgValue><ssdm name="loop_index14_cast6"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion13.split:2 %empty_27 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion13.split:3 %x_t_addr = getelementptr i32 %x_t, i64 0, i64 %loop_index14_cast6

]]></Node>
<StgValue><ssdm name="x_t_addr"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion13.split:4 %store_ln0 = store i32 %empty_27, i7 %x_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion13.split:5 %br_ln0 = br void %loop-memcpy-expansion13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="118" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header16.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header16:0 %icmp_ln28 = icmp_eq  i32 %type_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="120" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header16:1 %cmp41 = icmp_sgt  i32 %dimension_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp41"/></StgValue>
</operation>

<operation id="121" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header16:2 %br_ln28 = br i1 %icmp_ln28, void, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="122" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln46 = br i1 %cmp41, void %._crit_edge, void %.lr.ph6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph6:0 %trunc_ln46 = trunc i32 %dimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6:1 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln31 = br i1 %cmp41, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln31 = trunc i32 %dimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:1 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_1_0 = phi i7 %add_ln46_4, void %.split6.4, i7 0, void %.lr.ph6

]]></Node>
<StgValue><ssdm name="i_1_0"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="7">
<![CDATA[
:1 %i_1_0_cast = zext i7 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_cast"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %icmp_ln46 = icmp_eq  i31 %i_1_0_cast, i31 %trunc_ln46

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln46 = br i1 %icmp_ln46, void %.split6.0, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
.split6.0:0 %i_1_0_cast8 = zext i7 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_cast8"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:2 %dy_t_addr_1 = getelementptr i32 %dy_t, i64 0, i64 %i_1_0_cast8

]]></Node>
<StgValue><ssdm name="dy_t_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:3 %dy_t_load = load i7 %dy_t_addr_1

]]></Node>
<StgValue><ssdm name="dy_t_load"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.0:6 %add_ln46 = add i7 %i_1_0, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="7">
<![CDATA[
.split6.0:7 %zext_ln46 = zext i7 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="7">
<![CDATA[
.split6.0:8 %zext_ln46_1 = zext i7 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split6.0:9 %icmp_ln46_1 = icmp_eq  i31 %zext_ln46_1, i31 %trunc_ln46

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.0:10 %br_ln46 = br i1 %icmp_ln46_1, void %.split6.1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.1:0 %dy_t_addr_3 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="dy_t_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:1 %dy_t_load_1 = load i7 %dy_t_addr_3

]]></Node>
<StgValue><ssdm name="dy_t_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.0:1 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:3 %dy_t_load = load i7 %dy_t_addr_1

]]></Node>
<StgValue><ssdm name="dy_t_load"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:4 %dx_t_addr_1 = getelementptr i32 %dx_t, i64 0, i64 %i_1_0_cast8

]]></Node>
<StgValue><ssdm name="dx_t_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split6.0:5 %store_ln48 = store i32 %dy_t_load, i7 %dx_t_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:1 %dy_t_load_1 = load i7 %dy_t_addr_3

]]></Node>
<StgValue><ssdm name="dy_t_load_1"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.1:2 %dx_t_addr_5 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="dx_t_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split6.1:3 %store_ln48 = store i32 %dy_t_load_1, i7 %dx_t_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.1:4 %add_ln46_1 = add i7 %i_1_0, i7 2

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
.split6.1:5 %zext_ln46_2 = zext i7 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="7">
<![CDATA[
.split6.1:6 %zext_ln46_3 = zext i7 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split6.1:7 %icmp_ln46_2 = icmp_eq  i31 %zext_ln46_3, i31 %trunc_ln46

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.1:8 %br_ln46 = br i1 %icmp_ln46_2, void %.split6.2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.2:0 %dy_t_addr_4 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="dy_t_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:1 %dy_t_load_2 = load i7 %dy_t_addr_4

]]></Node>
<StgValue><ssdm name="dy_t_load_2"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.2:4 %add_ln46_2 = add i7 %i_1_0, i7 3

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
.split6.2:5 %zext_ln46_4 = zext i7 %add_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="7">
<![CDATA[
.split6.2:6 %zext_ln46_5 = zext i7 %add_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split6.2:7 %icmp_ln46_3 = icmp_eq  i31 %zext_ln46_5, i31 %trunc_ln46

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.2:8 %br_ln46 = br i1 %icmp_ln46_3, void %.split6.3, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.3:0 %dy_t_addr_6 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="dy_t_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:1 %dy_t_load_3 = load i7 %dy_t_addr_6

]]></Node>
<StgValue><ssdm name="dy_t_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="165" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:1 %dy_t_load_2 = load i7 %dy_t_addr_4

]]></Node>
<StgValue><ssdm name="dy_t_load_2"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.2:2 %dx_t_addr_7 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="dx_t_addr_7"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split6.2:3 %store_ln48 = store i32 %dy_t_load_2, i7 %dx_t_addr_7

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:1 %dy_t_load_3 = load i7 %dy_t_addr_6

]]></Node>
<StgValue><ssdm name="dy_t_load_3"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.3:2 %dx_t_addr_8 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="dx_t_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split6.3:3 %store_ln48 = store i32 %dy_t_load_3, i7 %dx_t_addr_8

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.3:4 %add_ln46_3 = add i7 %i_1_0, i7 4

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="7">
<![CDATA[
.split6.3:5 %zext_ln46_6 = zext i7 %add_ln46_3

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="7">
<![CDATA[
.split6.3:6 %zext_ln46_7 = zext i7 %add_ln46_3

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split6.3:7 %icmp_ln46_4 = icmp_eq  i31 %zext_ln46_7, i31 %trunc_ln46

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.3:8 %br_ln46 = br i1 %icmp_ln46_4, void %.split6.4, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.4:0 %dy_t_addr_7 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="dy_t_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:1 %dy_t_load_4 = load i7 %dy_t_addr_7

]]></Node>
<StgValue><ssdm name="dy_t_load_4"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.4:4 %add_ln46_4 = add i7 %i_1_0, i7 5

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="179" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:1 %dy_t_load_4 = load i7 %dy_t_addr_7

]]></Node>
<StgValue><ssdm name="dy_t_load_4"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.4:2 %dx_t_addr_10 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="dx_t_addr_10"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split6.4:3 %store_ln48 = store i32 %dy_t_load_4, i7 %dx_t_addr_10

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln46_1" val="0"/>
<literal name="icmp_ln46_2" val="0"/>
<literal name="icmp_ln46_3" val="0"/>
<literal name="icmp_ln46_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.split6.4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_0 = phi i7 0, void %.lr.ph, i7 %add_ln31_4, void %.split.4_ifconv

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="7">
<![CDATA[
:1 %i_0_cast = zext i7 %i_0

]]></Node>
<StgValue><ssdm name="i_0_cast"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %icmp_ln31 = icmp_eq  i31 %i_0_cast, i31 %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln31 = br i1 %icmp_ln31, void %.split.0_ifconv, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
.split.0_ifconv:0 %i_0_cast7 = zext i7 %i_0

]]></Node>
<StgValue><ssdm name="i_0_cast7"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:2 %x_t_addr_1 = getelementptr i32 %x_t, i64 0, i64 %i_0_cast7

]]></Node>
<StgValue><ssdm name="x_t_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="7">
<![CDATA[
.split.0_ifconv:3 %x_t_load = load i7 %x_t_addr_1

]]></Node>
<StgValue><ssdm name="x_t_load"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:13 %dy_t_addr_2 = getelementptr i32 %dy_t, i64 0, i64 %i_0_cast7

]]></Node>
<StgValue><ssdm name="dy_t_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.split.0_ifconv:14 %dy_t_load_5 = load i7 %dy_t_addr_2

]]></Node>
<StgValue><ssdm name="dy_t_load_5"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.0_ifconv:17 %add_ln31 = add i7 %i_0, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="7">
<![CDATA[
.split.0_ifconv:18 %zext_ln31 = zext i7 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="7">
<![CDATA[
.split.0_ifconv:19 %zext_ln31_1 = zext i7 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.0_ifconv:20 %icmp_ln31_1 = icmp_eq  i31 %zext_ln31_1, i31 %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0_ifconv:21 %br_ln31 = br i1 %icmp_ln31_1, void %.split.1_ifconv, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.1_ifconv:0 %x_t_addr_2 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="x_t_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
.split.1_ifconv:1 %x_t_load_1 = load i7 %x_t_addr_2

]]></Node>
<StgValue><ssdm name="x_t_load_1"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.1_ifconv:11 %dy_t_addr_5 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="dy_t_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
.split.1_ifconv:12 %dy_t_load_6 = load i7 %dy_t_addr_5

]]></Node>
<StgValue><ssdm name="dy_t_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="204" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="7">
<![CDATA[
.split.0_ifconv:3 %x_t_load = load i7 %x_t_addr_1

]]></Node>
<StgValue><ssdm name="x_t_load"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.split.0_ifconv:14 %dy_t_load_5 = load i7 %dy_t_addr_2

]]></Node>
<StgValue><ssdm name="dy_t_load_5"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
.split.1_ifconv:1 %x_t_load_1 = load i7 %x_t_addr_2

]]></Node>
<StgValue><ssdm name="x_t_load_1"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
.split.1_ifconv:12 %dy_t_load_6 = load i7 %dy_t_addr_5

]]></Node>
<StgValue><ssdm name="dy_t_load_6"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.1_ifconv:15 %add_ln31_1 = add i7 %i_0, i7 2

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="7">
<![CDATA[
.split.1_ifconv:16 %zext_ln31_2 = zext i7 %add_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="7">
<![CDATA[
.split.1_ifconv:17 %zext_ln31_3 = zext i7 %add_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.1_ifconv:18 %icmp_ln31_2 = icmp_eq  i31 %zext_ln31_3, i31 %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.1_ifconv:19 %br_ln31 = br i1 %icmp_ln31_2, void %.split.2_ifconv, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.2_ifconv:0 %x_t_addr_3 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="x_t_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="7">
<![CDATA[
.split.2_ifconv:1 %x_t_load_2 = load i7 %x_t_addr_3

]]></Node>
<StgValue><ssdm name="x_t_load_2"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.2_ifconv:11 %dy_t_addr_8 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="dy_t_addr_8"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="7">
<![CDATA[
.split.2_ifconv:12 %dy_t_load_7 = load i7 %dy_t_addr_8

]]></Node>
<StgValue><ssdm name="dy_t_load_7"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.2_ifconv:15 %add_ln31_2 = add i7 %i_0, i7 3

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="7">
<![CDATA[
.split.2_ifconv:16 %zext_ln31_4 = zext i7 %add_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="7">
<![CDATA[
.split.2_ifconv:17 %zext_ln31_5 = zext i7 %add_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.2_ifconv:18 %icmp_ln31_3 = icmp_eq  i31 %zext_ln31_5, i31 %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.2_ifconv:19 %br_ln31 = br i1 %icmp_ln31_3, void %.split.3_ifconv, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.3_ifconv:0 %x_t_addr_4 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="x_t_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="7">
<![CDATA[
.split.3_ifconv:1 %x_t_load_3 = load i7 %x_t_addr_4

]]></Node>
<StgValue><ssdm name="x_t_load_3"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.3_ifconv:11 %dy_t_addr_9 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="dy_t_addr_9"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="7">
<![CDATA[
.split.3_ifconv:12 %dy_t_load_8 = load i7 %dy_t_addr_9

]]></Node>
<StgValue><ssdm name="dy_t_load_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
.split.0_ifconv:4 %bitcast_ln33 = bitcast i32 %x_t_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0_ifconv:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="32">
<![CDATA[
.split.0_ifconv:6 %trunc_ln33 = trunc i32 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0_ifconv:7 %icmp_ln33 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0_ifconv:8 %icmp_ln33_1 = icmp_eq  i23 %trunc_ln33, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:10 %tmp_1 = fcmp_ogt  i32 %x_t_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
.split.1_ifconv:2 %bitcast_ln33_1 = bitcast i32 %x_t_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln33_1"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.1_ifconv:3 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="32">
<![CDATA[
.split.1_ifconv:4 %trunc_ln33_1 = trunc i32 %bitcast_ln33_1

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.1_ifconv:5 %icmp_ln33_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.1_ifconv:6 %icmp_ln33_3 = icmp_eq  i23 %trunc_ln33_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.1_ifconv:8 %tmp_3 = fcmp_ogt  i32 %x_t_load_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="7">
<![CDATA[
.split.2_ifconv:1 %x_t_load_2 = load i7 %x_t_addr_3

]]></Node>
<StgValue><ssdm name="x_t_load_2"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="7">
<![CDATA[
.split.2_ifconv:12 %dy_t_load_7 = load i7 %dy_t_addr_8

]]></Node>
<StgValue><ssdm name="dy_t_load_7"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="7">
<![CDATA[
.split.3_ifconv:1 %x_t_load_3 = load i7 %x_t_addr_4

]]></Node>
<StgValue><ssdm name="x_t_load_3"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="7">
<![CDATA[
.split.3_ifconv:12 %dy_t_load_8 = load i7 %dy_t_addr_9

]]></Node>
<StgValue><ssdm name="dy_t_load_8"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.3_ifconv:15 %add_ln31_3 = add i7 %i_0, i7 4

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="7">
<![CDATA[
.split.3_ifconv:16 %zext_ln31_6 = zext i7 %add_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="7">
<![CDATA[
.split.3_ifconv:17 %zext_ln31_7 = zext i7 %add_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.3_ifconv:18 %icmp_ln31_4 = icmp_eq  i31 %zext_ln31_7, i31 %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.3_ifconv:19 %br_ln31 = br i1 %icmp_ln31_4, void %.split.4_ifconv, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.4_ifconv:0 %x_t_addr_5 = getelementptr i32 %x_t, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="x_t_addr_5"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="7">
<![CDATA[
.split.4_ifconv:1 %x_t_load_4 = load i7 %x_t_addr_5

]]></Node>
<StgValue><ssdm name="x_t_load_4"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.4_ifconv:11 %dy_t_addr_10 = getelementptr i32 %dy_t, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="dy_t_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="7">
<![CDATA[
.split.4_ifconv:12 %dy_t_load_9 = load i7 %dy_t_addr_10

]]></Node>
<StgValue><ssdm name="dy_t_load_9"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.4_ifconv:15 %add_ln31_4 = add i7 %i_0, i7 5

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="252" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:9 %or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0_ifconv:10 %tmp_1 = fcmp_ogt  i32 %x_t_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0_ifconv:11 %and_ln33 = and i1 %or_ln33, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.0_ifconv:15 %select_ln33 = select i1 %and_ln33, i32 %dy_t_load_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.1_ifconv:7 %or_ln33_1 = or i1 %icmp_ln33_3, i1 %icmp_ln33_2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.1_ifconv:8 %tmp_3 = fcmp_ogt  i32 %x_t_load_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.1_ifconv:9 %and_ln33_1 = and i1 %or_ln33_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln33_1"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.1_ifconv:13 %select_ln33_1 = select i1 %and_ln33_1, i32 %dy_t_load_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
.split.2_ifconv:2 %bitcast_ln33_2 = bitcast i32 %x_t_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln33_2"/></StgValue>
</operation>

<operation id="261" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.2_ifconv:3 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="32">
<![CDATA[
.split.2_ifconv:4 %trunc_ln33_2 = trunc i32 %bitcast_ln33_2

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="263" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.2_ifconv:5 %icmp_ln33_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="264" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.2_ifconv:6 %icmp_ln33_5 = icmp_eq  i23 %trunc_ln33_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.2_ifconv:8 %tmp_5 = fcmp_ogt  i32 %x_t_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
.split.3_ifconv:2 %bitcast_ln33_3 = bitcast i32 %x_t_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln33_3"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.3_ifconv:3 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="32">
<![CDATA[
.split.3_ifconv:4 %trunc_ln33_3 = trunc i32 %bitcast_ln33_3

]]></Node>
<StgValue><ssdm name="trunc_ln33_3"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.3_ifconv:5 %icmp_ln33_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.3_ifconv:6 %icmp_ln33_7 = icmp_eq  i23 %trunc_ln33_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.3_ifconv:8 %tmp_7 = fcmp_ogt  i32 %x_t_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="7">
<![CDATA[
.split.4_ifconv:1 %x_t_load_4 = load i7 %x_t_addr_5

]]></Node>
<StgValue><ssdm name="x_t_load_4"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="7">
<![CDATA[
.split.4_ifconv:12 %dy_t_load_9 = load i7 %dy_t_addr_10

]]></Node>
<StgValue><ssdm name="dy_t_load_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.0_ifconv:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0_ifconv:12 %dx_t_addr = getelementptr i32 %dx_t, i64 0, i64 %i_0_cast7

]]></Node>
<StgValue><ssdm name="dx_t_addr"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.0_ifconv:16 %store_ln34 = store i32 %select_ln33, i7 %dx_t_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.1_ifconv:10 %dx_t_addr_6 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="dx_t_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.1_ifconv:14 %store_ln34 = store i32 %select_ln33_1, i7 %dx_t_addr_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.2_ifconv:7 %or_ln33_2 = or i1 %icmp_ln33_5, i1 %icmp_ln33_4

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.2_ifconv:8 %tmp_5 = fcmp_ogt  i32 %x_t_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.2_ifconv:9 %and_ln33_2 = and i1 %or_ln33_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln33_2"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.2_ifconv:13 %select_ln33_2 = select i1 %and_ln33_2, i32 %dy_t_load_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln33_2"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.3_ifconv:7 %or_ln33_3 = or i1 %icmp_ln33_7, i1 %icmp_ln33_6

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.3_ifconv:8 %tmp_7 = fcmp_ogt  i32 %x_t_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.3_ifconv:9 %and_ln33_3 = and i1 %or_ln33_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln33_3"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.3_ifconv:13 %select_ln33_3 = select i1 %and_ln33_3, i32 %dy_t_load_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln33_3"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.split.4_ifconv:2 %bitcast_ln33_4 = bitcast i32 %x_t_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln33_4"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.4_ifconv:3 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="23" op_0_bw="32">
<![CDATA[
.split.4_ifconv:4 %trunc_ln33_4 = trunc i32 %bitcast_ln33_4

]]></Node>
<StgValue><ssdm name="trunc_ln33_4"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.4_ifconv:5 %icmp_ln33_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33_8"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.4_ifconv:6 %icmp_ln33_9 = icmp_eq  i23 %trunc_ln33_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_9"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.4_ifconv:8 %tmp_9 = fcmp_ogt  i32 %x_t_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.2_ifconv:10 %dx_t_addr_9 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="dx_t_addr_9"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.2_ifconv:14 %store_ln34 = store i32 %select_ln33_2, i7 %dx_t_addr_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.3_ifconv:10 %dx_t_addr_3 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="dx_t_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.3_ifconv:14 %store_ln34 = store i32 %select_ln33_3, i7 %dx_t_addr_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.4_ifconv:7 %or_ln33_4 = or i1 %icmp_ln33_9, i1 %icmp_ln33_8

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.4_ifconv:8 %tmp_9 = fcmp_ogt  i32 %x_t_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.4_ifconv:9 %and_ln33_4 = and i1 %or_ln33_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln33_4"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.4_ifconv:13 %select_ln33_4 = select i1 %and_ln33_4, i32 %dy_t_load_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln33_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.4_ifconv:10 %dx_t_addr_4 = getelementptr i32 %dx_t, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="dx_t_addr_4"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.4_ifconv:14 %store_ln34 = store i32 %select_ln33_4, i7 %dx_t_addr_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_1" val="0"/>
<literal name="icmp_ln31_2" val="0"/>
<literal name="icmp_ln31_3" val="0"/>
<literal name="icmp_ln31_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.split.4_ifconv:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="cmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit1:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0 %br_ln54 = br i1 %icmp_ln24, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dx_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast3_cast = sext i62 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.preheader:2 %gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="311" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i7 %empty_31, void %loop-memcpy-expansion.split, i7 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion:1 %empty_31 = add i7 %loop_index, i7 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion:2 %loop_index_cast1 = zext i7 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast1"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion:4 %exitcond4 = icmp_eq  i32 %loop_index_cast1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:5 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:6 %br_ln0 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:0 %loop_index_cast = zext i7 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:1 %dx_t_addr_2 = getelementptr i32 %dx_t, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="dx_t_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:2 %dx_t_load = load i7 %dx_t_addr_2

]]></Node>
<StgValue><ssdm name="dx_t_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="321" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:2 %dx_t_load = load i7 %dx_t_addr_2

]]></Node>
<StgValue><ssdm name="dx_t_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion.split:3 %empty_33 = bitcast i32 %dx_t_load

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
loop-memcpy-expansion.split:4 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %empty_33, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:5 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="325" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="326" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="327" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="328" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="329" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="330" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:1 %br_ln56 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="331" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %ret_ln56 = ret

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
