#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-timescale=1ns/1ns' '-fsdb' '-full64' '-R' '+vc' '+v2k' '-sverilog' '-debug_all' '-P' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab' '/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a' '-l' 'vcs.log' '+incdir+/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_gnrl_bufs.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_Clint.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_lsu.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_nop_slave.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_alu.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/config.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_ROB.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_gnrl_dffs.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_agu.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_biu.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_Decode.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_icb_arbt.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/gnrl_dffs.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_gnrl_xchecker.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_bypbuf.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_commit.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_plic_top.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_regfile.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_gnrl_ram.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_sim_ram.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_gnrl_icbs.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_ifetch.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_nop.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_dtcm_ctrl.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_LevelGateway.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_bjp.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_plic_man.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_Issue.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/sirv_icb_splt.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_mem_queue.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_csr.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_cpu.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_branch.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/rtl/HiCore_pipe.v' '/home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/../install/tb/tb_top.v'  -static_dbgen_only -daidir=$1 2>&1
