Image # 0 passed the testing.
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx2/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Testbench_pool_top glbl -prj Testbench_pool.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Testbench_pool 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/Testbench_pool.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Testbench_pool_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/StreamingMaxPool_Pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_Pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/Testbench_pool.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/StreamingMaxPool_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_bkb_ram
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StreamingMaxPool_bkb_ram
Compiling module xil_defaultlib.StreamingMaxPool_bkb(DataWidth=3...
Compiling module xil_defaultlib.StreamingMaxPool_Pre
Compiling module xil_defaultlib.Testbench_pool
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.apatb_Testbench_pool_top
Compiling module work.glbl
Built simulation snapshot Testbench_pool

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/xsim.dir/Testbench_pool/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 10 17:54:40 2025...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Testbench_pool/xsim_script.tcl
# xsim {Testbench_pool} -autoloadwcfg -tclbatch {Testbench_pool.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Testbench_pool.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "3548000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3567500 ps : File "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-pool/sol1/sim/verilog/Testbench_pool.autotb.v" Line 331
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 10 17:54:52 2025...
Image # 0 passed the testing.
