[2025-09-17 13:03:39] START suite=qualcomm_srv trace=srv166_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv166_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2582512 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4996066 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4996066 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4996069 heartbeat IPC: 4.143 cumulative IPC: 1.667 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 12989867 heartbeat IPC: 1.251 cumulative IPC: 1.251 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21024117 heartbeat IPC: 1.245 cumulative IPC: 1.248 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29089894 heartbeat IPC: 1.24 cumulative IPC: 1.245 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37207827 heartbeat IPC: 1.232 cumulative IPC: 1.242 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 45328954 heartbeat IPC: 1.231 cumulative IPC: 1.24 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 53453247 heartbeat IPC: 1.231 cumulative IPC: 1.238 (Simulation time: 00 hr 07 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv166_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 61550247 heartbeat IPC: 1.235 cumulative IPC: 1.238 (Simulation time: 00 hr 08 min 26 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 69665631 heartbeat IPC: 1.232 cumulative IPC: 1.237 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 77782801 heartbeat IPC: 1.232 cumulative IPC: 1.236 (Simulation time: 00 hr 10 min 32 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 80964025 cumulative IPC: 1.235 (Simulation time: 00 hr 11 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 80964025 cumulative IPC: 1.235 (Simulation time: 00 hr 11 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv166_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.235 instructions: 100000002 cycles: 80964025
CPU 0 Branch Prediction Accuracy: 92.62% MPKI: 13.09 Average ROB Occupancy at Mispredict: 30.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08501
BRANCH_INDIRECT: 0.3679
BRANCH_CONDITIONAL: 11.27
BRANCH_DIRECT_CALL: 0.4195
BRANCH_INDIRECT_CALL: 0.5438
BRANCH_RETURN: 0.4049


====Backend Stall Breakdown====
ROB_STALL: 323
LQ_STALL: 0
SQ_STALL: 39280


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.7459459

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 323

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 185

cpu0->cpu0_STLB TOTAL        ACCESS:    2115820 HIT:    2115110 MISS:        710 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115820 HIT:    2115110 MISS:        710 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 109.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9448065 HIT:    8871392 MISS:     576673 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7721355 HIT:    7199614 MISS:     521741 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580910 HIT:     539593 MISS:      41317 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144536 HIT:    1131659 MISS:      12877 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1264 HIT:        526 MISS:        738 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.21 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15851691 HIT:    7741257 MISS:    8110434 MSHR_MERGE:    2014788
cpu0->cpu0_L1I LOAD         ACCESS:   15851691 HIT:    7741257 MISS:    8110434 MSHR_MERGE:    2014788
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30588050 HIT:   26712559 MISS:    3875491 MSHR_MERGE:    1667604
cpu0->cpu0_L1D LOAD         ACCESS:   16722422 HIT:   14602067 MISS:    2120355 MSHR_MERGE:     494646
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13864197 HIT:   12110354 MISS:    1753843 MSHR_MERGE:    1172929
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1431 HIT:        138 MISS:       1293 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.34 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13000533 HIT:   10719908 MISS:    2280625 MSHR_MERGE:    1151286
cpu0->cpu0_ITLB LOAD         ACCESS:   13000533 HIT:   10719908 MISS:    2280625 MSHR_MERGE:    1151286
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29060183 HIT:   27730262 MISS:    1329921 MSHR_MERGE:     343440
cpu0->cpu0_DTLB LOAD         ACCESS:   29060183 HIT:   27730262 MISS:    1329921 MSHR_MERGE:     343440
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.078 cycles
cpu0->LLC TOTAL        ACCESS:     646246 HIT:     636903 MISS:       9343 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     521741 HIT:     512624 MISS:       9117 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      41317 HIT:      41312 MISS:          5 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      82450 HIT:      82448 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        738 HIT:        519 MISS:        219 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:       9328
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6747

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       553242       547202        41775          636
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           43           65           13
  STLB miss resolved @ L2C                0           56          182          305           25
  STLB miss resolved @ LLC                0           26          142          370           35
  STLB miss resolved @ MEM                0            0           58          155           99

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201156        43036      1572721        92839            8
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           16            7            0
  STLB miss resolved @ L2C                0            8           40            1            0
  STLB miss resolved @ LLC                0           15           38           39            4
  STLB miss resolved @ MEM                0            0           10           18            4
[2025-09-17 13:15:22] END   suite=qualcomm_srv trace=srv166_ap (rc=0)
