#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 10:20:55 2024
# Process ID: 21844
# Current directory: F:/01_SoC/MNIST_CNN_SoC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9396 F:\01_SoC\MNIST_CNN_SoC\MNIST_CNN_SoC.xpr
# Log file: F:/01_SoC/MNIST_CNN_SoC/vivado.log
# Journal file: F:/01_SoC/MNIST_CNN_SoC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/MNIST_CNN_SoC/MNIST_CNN_SoC.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  F:/01_SoC/ip_repo [current_project]
update_ip_catalog
open_bd_design {F:/01_SoC/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myFND:1.0 myFND_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myFND_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myFND_0/S00_AXI]
regenerate_bd_layout
create_peripheral xilinx.com user myMNIST_CNN 1.0 -dir F:/01_SoC/MNIST_CNN_SoC/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property  ip_repo_paths  {F:/01_SoC/MNIST_CNN_SoC/../ip_repo/myMNIST_CNN_1.0 F:/01_SoC/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 myMNIST_CNN_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myMNIST_CNN_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myMNIST_CNN_0/S00_AXI]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myMNIST_CNN_v1_0_project -directory F:/01_SoC/MNIST_CNN_SoC/MNIST_CNN_SoC.tmp/myMNIST_CNN_v1_0_project f:/01_SoC/ip_repo/myMNIST_CNN_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/01_SoC/ip_repo/myMNIST_CNN_1.0/src {F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/FIFO.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/mul.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/Sliding_Window.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/matmul.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/Comparator.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/TDP.v F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/acc.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/single_port_bram.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/FC_Bias_ROM.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/BUF2.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/MaxPooling_ReLU.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/top.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/FC_Layer.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/Accumulator.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/Bias_ROM.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/PE.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/MAC.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/Max_finder.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/BUF1.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/PE_Array.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/glbl_controller.sv F:/MNIST_CNN_SoC/MNIST_CNN_SoC.srcs/sources_1/new/FC_Controller.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
save_bd_design
