ARM GAS  /tmp/ccGEq9Vx.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_hal_eth.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ETH_MACDMAConfig:
  26              	.LFB158:
  27              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c"
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @file    stm32f7xx_hal_eth.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @verbatim
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                     ##### How to use this driver #####
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     [..]
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...) 
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using 
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMAC_CLK_ENABLE();
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACTX_CLK_ENABLE();
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACRX_CLK_ENABLE();
  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****            
  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
ARM GAS  /tmp/ccGEq9Vx.s 			page 2


  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Configure Ethernet pin-out
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (IT mode)   
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Initialize Ethernet DMA Descriptors in chain mode and point to allocated buffers:
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_DMATxDescListInit(); for Transmission process
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_DMARxDescListInit(); for Reception process
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Enable MAC and DMA transmission and reception:
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_Start();
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Prepare ETH DMA TX Descriptors and give the hand to ETH DMA to transfer 
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          the frame to MAC TX FIFO:
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_TransmitFrame();
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Poll for a received frame in ETH RX DMA Descriptors and get received 
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          frame parameters
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame(); (should be called into an infinite loop)
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Get a received frame when an ETH RX interrupt occurs:
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame_IT(); (called in IT mode only)
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Communicate with external PHY device:
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) Read a specific register from the PHY  
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****               HAL_ETH_ReadPHYRegister();
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) Write data to a specific RHY register:
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****               HAL_ETH_WritePHYRegister();
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_ConfigMAC(); all MAC parameters should be filled.
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_ConfigDMA(); all DMA parameters should be filled.
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @endverbatim
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @attention
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * Redistribution and use in source and binary forms, with or without modification,
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * are permitted provided that the following conditions are met:
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *      this list of conditions and the following disclaimer.
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *      this list of conditions and the following disclaimer in the documentation
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *      and/or other materials provided with the distribution.
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *      may be used to endorse or promote products derived from this software
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *      without specific prior written permission.
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccGEq9Vx.s 			page 3


  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */ 
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #include "stm32f7xx_hal.h"
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @addtogroup STM32F7xx_HAL_Driver
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH ETH 
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief ETH HAL module driver
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if defined (ETH)
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Private_Constants ETH Private Constants
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_TIMEOUT_SWRESET                 ((uint32_t)500)  
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_TIMEOUT_LINKED_STATE          ((uint32_t)5000)  
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_TIMEOUT_AUTONEGO_COMPLETED    ((uint32_t)5000) 
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private macro -------------------------------------------------------------*/
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private variables ---------------------------------------------------------*/
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Private_Functions ETH Private Functions
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err);
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth);
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth);
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth);
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth);
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth);
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth);
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth);
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth);
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private functions ---------------------------------------------------------*/
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccGEq9Vx.s 			page 4


 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and de-initialization functions 
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief   Initialization and Configuration functions 
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @verbatim    
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ===============================================================================
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ##### Initialization and de-initialization functions #####
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ===============================================================================
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Initialize and configure the Ethernet peripheral
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) De-initialize the Ethernet peripheral
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @endverbatim
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the Ethernet MAC and DMA according to default
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         parameters.
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tempreg = 0, phyreg = 0;
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t hclk = 60000000;
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart = 0;
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t err = ETH_SUCCESS;
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check the ETH peripheral state */
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(heth == NULL)
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check parameters */
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_RESET)
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Allocate lock resource and initialize it */
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->Lock = HAL_UNLOCKED;
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable SYSCFG Clock */
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Select MII or RMII Mode*/
ARM GAS  /tmp/ccGEq9Vx.s 			page 5


 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ethernet Software reset */
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get tick */
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait for software reset */
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check for the Timeout */
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {     
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_TIMEOUT;
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Process Unlocked */
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          not available, please check your external PHY or the IO configuration */
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_TIMEOUT;
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*-------------------------------- MAC Initialization ----------------------*/
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tempreg = (heth->Instance)->MACMIIAR;
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tempreg &= ETH_MACMIIAR_CR_MASK;
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get hclk frequency value */
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if((hclk >= 20000000)&&(hclk < 35000000))
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if((hclk >= 35000000)&&(hclk < 60000000))
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */ 
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }  
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if((hclk >= 60000000)&&(hclk < 100000000))
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */ 
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }  
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if((hclk >= 100000000)&&(hclk < 150000000))
 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */ 
ARM GAS  /tmp/ccGEq9Vx.s 			page 6


 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 150-216 MHz */ 
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*-------------------- PHY initialization and configuration ----------------*/
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Put the PHY in reset mode */
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* In case of write timeout */
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     err = ETH_ERROR;
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Config MAC and DMA */
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_MACDMAConfig(heth, err);
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the ETH peripheral state to READY */
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return HAL_ERROR */
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Delay to assure PHY reset */
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(PHY_RESET_DELAY);
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get tick */
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tickstart = HAL_GetTick();
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* We wait for linked status */
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     do
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check for the Timeout */
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* In case of write timeout */
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         err = ETH_ERROR;
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Config MAC and DMA */
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Process Unlocked */
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         return HAL_TIMEOUT;
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
ARM GAS  /tmp/ccGEq9Vx.s 			page 7


 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable Auto-Negotiation */
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* In case of write timeout */
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       err = ETH_ERROR;
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Config MAC and DMA */
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return HAL_ERROR */
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;   
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get tick */
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tickstart = HAL_GetTick();
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the auto-negotiation will be completed */
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     do
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check for the Timeout */
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* In case of write timeout */
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         err = ETH_ERROR;
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Config MAC and DMA */
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Process Unlocked */
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         return HAL_TIMEOUT;
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Read the result of the auto-negotiation */
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* In case of write timeout */
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       err = ETH_ERROR;
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Config MAC and DMA */
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
ARM GAS  /tmp/ccGEq9Vx.s 			page 8


 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return HAL_ERROR */
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;   
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Configure the MAC with the speed fixed by the auto-negotiation process */
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {  
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Ethernet speed to 10M following the auto-negotiation */
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_10M; 
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {   
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Ethernet speed to 100M following the auto-negotiation */ 
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_100M;
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else /* AutoNegotiation Disable */
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check parameters */
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_SPEED(heth->Init.Speed));
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set MAC Speed and Duplex Mode */
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* In case of write timeout */
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       err = ETH_ERROR;
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Config MAC and DMA */
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return HAL_ERROR */
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }  
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Delay to assure PHY configuration */
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(PHY_CONFIG_DELAY);
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Config MAC and DMA */
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACDMAConfig(heth, err);
ARM GAS  /tmp/ccGEq9Vx.s 			page 9


 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  De-Initializes the ETH peripheral. 
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_RESET;
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Release Lock */
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode.
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  DMATxDescTab Pointer to the first Tx desc list 
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  TxBuff Pointer to the first TxBuffer list
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  TxBuffCount Number of the used Tx desc in the list
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescT
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i = 0;
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->TxDesc = DMATxDescTab;
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */   
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   for(i=0; i < TxBuffCount; i++)
ARM GAS  /tmp/ccGEq9Vx.s 			page 10


 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc = DMATxDescTab + i;
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Second Address Chained bit */
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set the DMA Tx descriptors checksum insertion */
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if(i < (TxBuffCount-1))
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Transmit Descriptor List Address Register */
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  DMARxDescTab Pointer to the first Rx desc list 
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  RxBuff Pointer to the first RxBuffer list
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  RxBuffCount Number of the used Rx desc in the list
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescT
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i = 0;
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *DMARxDesc;
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
ARM GAS  /tmp/ccGEq9Vx.s 			page 11


 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->RxDesc = DMARxDescTab; 
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   for(i=0; i < RxBuffCount; i++)
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     DMARxDesc = DMARxDescTab+i;
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     DMARxDesc->Status = ETH_DMARXDESC_OWN;
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Enable Ethernet DMA Rx Descriptor interrupt */
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if(i < (RxBuffCount-1))
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Receive Descriptor List Address Register */
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
ARM GAS  /tmp/ccGEq9Vx.s 			page 12


 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions 
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief   Data transfers functions 
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @verbatim   
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           ##### IO operation functions #####
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================  
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (+) Transmit a frame
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             HAL_ETH_TransmitFrame();
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (+) Receive a frame
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame();
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame_IT();
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (+) Read from an External PHY register
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             HAL_ETH_ReadPHYRegister();
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (+) Write to an External PHY register
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             HAL_ETH_WritePHYRegister();
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @endverbatim
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccGEq9Vx.s 			page 13


 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Sends an Ethernet frame. 
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  FrameLength Amount of data to be sent
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t bufcount = 0, size = 0, i = 0;
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (FrameLength == 0) 
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set ETH HAL state to READY */
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Process Unlocked */
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return  HAL_ERROR;                                    
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }  
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {  
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* OWN bit set */
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_BUSY_TX;
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Process Unlocked */
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the number of needed Tx buffers for the current frame */
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (FrameLength > ETH_TX_BUF_SIZE)
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     bufcount = FrameLength/ETH_TX_BUF_SIZE;
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE) 
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       bufcount++;
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else 
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {  
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     bufcount = 1;
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (bufcount == 1)
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set LAST and FIRST segment */
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
ARM GAS  /tmp/ccGEq9Vx.s 			page 14


 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set frame size */
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Point to next descriptor */
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     for (i=0; i< bufcount; i++)
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Clear FIRST and LAST segment bits */
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (i == 0) 
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Setting the first segment bit */
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Program size */
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (i == (bufcount-1))
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Setting the last segment bit */
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Resume DMA transmission*/
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMATPDR = 0;
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccGEq9Vx.s 			page 15


 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Checks for received frames. 
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t framelength = 0;
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check the ETH state to BUSY */
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check if segment is not owned by DMA */
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & E
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if last segment */
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* increment segment count */
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if ((heth->RxFrameInfos).SegCount == 1)
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT)
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get the address of the buffer start address */
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set HAL State to Ready */
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Process Unlocked */
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return function status */
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_OK;
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if first segment */
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
ARM GAS  /tmp/ccGEq9Vx.s 			page 16


 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1;
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if intermediate segment */ 
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     } 
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_ERROR;
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Gets the Received frame in interrupt mode. 
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descriptorscancounter = 0;
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to BUSY */
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Scan descriptors owned by CPU */
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter 
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Just for security */
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     descriptorscancounter++;
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if first segment in frame */
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & E
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     { 
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1;   
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if intermediate segment */
 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ET
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
ARM GAS  /tmp/ccGEq9Vx.s 			page 17


 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Increment segment count */
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Should be last segment */
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     { 
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Last segment */
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Increment segment count */
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if ((heth->RxFrameInfos.SegCount) == 1)
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRA
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get the address of the buffer start address */ 
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */      
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set HAL State to Ready */
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Process Unlocked */
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return function status */
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_OK;
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set HAL State to Ready */
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_ERROR;
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
ARM GAS  /tmp/ccGEq9Vx.s 			page 18


 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Frame received */
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Receive complete callback */
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Clear the Eth DMA Rx IT pending bits */
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set HAL State to Ready */
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Process Unlocked */
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Frame transmitted */
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Transfer complete callback */
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set HAL State to Ready */
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Process Unlocked */
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear the interrupt flags */
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* ETH DMA Error */
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ethernet Error callback */
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the interrupt flags */
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set HAL State to Ready */
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Process Unlocked */
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccGEq9Vx.s 			page 19


1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */ 
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */ 
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */ 
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Reads a PHY register
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module                  
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param PHYReg PHY register address, is the index of one of the 32 PHY register. 
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *                This parameter can be one of the following values: 
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *                   PHY_BCR: Transceiver Basic Control Register, 
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *                   PHY_BSR: Transceiver Basic Status Register.   
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *                   More PHY register could be read depending on the used PHY
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param RegValue PHY register value                  
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
ARM GAS  /tmp/ccGEq9Vx.s 			page 20


1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegVa
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;     
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart = 0;
1062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check parameters */
1064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check the ETH peripheral state */
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_RD)
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_BUSY;
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_RD */
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_RD;
1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = heth->Instance->MACMIIAR;
1076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ~ETH_MACMIIAR_CR_MASK;
1079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prepare the MII address register value */
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device addre
1082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
1083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode       
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit    
1085:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg;
1088:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get tick */
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
1091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check for the Busy flag */
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check for the Timeout */
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
1097:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
1099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Process Unlocked */
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_TIMEOUT;
1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = heth->Instance->MACMIIAR;
1107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get MACMIIDR value */
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
ARM GAS  /tmp/ccGEq9Vx.s 			page 21


1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Writes to a PHY register.
1121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  PHYReg PHY register address, is the index of one of the 32 PHY register. 
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This parameter can be one of the following values: 
1125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             PHY_BCR: Transceiver Control Register.  
1126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             More PHY register could be written depending on the used PHY
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  RegValue the value to write
1128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegVa
1131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
1133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart = 0;
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check parameters */
1136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check the ETH peripheral state */
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_WR)
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_BUSY;
1142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_WR */
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_WR;
1145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = heth->Instance->MACMIIAR;
1148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ~ETH_MACMIIAR_CR_MASK;
1151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prepare the MII register address value */
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address
1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
1155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Give the value to the MII data register */
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
1160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg;
1163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get tick */
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
1166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check for the Busy flag */
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check for the Timeout */
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
ARM GAS  /tmp/ccGEq9Vx.s 			page 22


1172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
1174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Process Unlocked */
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_TIMEOUT;
1179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = heth->Instance->MACMIIAR;
1182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK; 
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
1193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
1196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  *  @brief    Peripheral Control functions 
1197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  *
1198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @verbatim   
1199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  ===============================================================================
1200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ##### Peripheral Control functions #####
1201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  ===============================================================================  
1202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     [..]  This section provides functions allowing to:
1203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Enable MAC and DMA transmission and reception.
1204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_Start();
1205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Disable MAC and DMA transmission and reception. 
1206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_Stop();
1207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Set the MAC configuration in runtime mode
1208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_ConfigMAC();
1209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Set the DMA configuration in runtime mode
1210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_ConfigDMA();
1211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @endverbatim
1213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
1214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */ 
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  /**
1217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission 
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
1223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {  
1224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
1226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
ARM GAS  /tmp/ccGEq9Vx.s 			page 23


1229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable transmit state machine of the MAC for transmission on the MII */
1231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACTransmissionEnable(heth);
1232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable receive state machine of the MAC for reception from the MII */
1234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACReceptionEnable(heth);
1235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Flush Transmit FIFO */
1237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Start DMA transmission */
1240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMATransmissionEnable(heth);
1241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Start DMA reception */
1243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMAReceptionEnable(heth);
1244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH state to READY*/
1246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
1247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
1249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission 
1257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
1262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {  
1263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
1265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Stop DMA transmission */
1270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMATransmissionDisable(heth);
1271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Stop DMA reception */
1273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMAReceptionDisable(heth);
1274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable receive state machine of the MAC for reception from the MII */
1276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACReceptionDisable(heth);
1277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Flush Transmit FIFO */
1279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable transmit state machine of the MAC for transmission on the MII */
1282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACTransmissionDisable(heth);
1283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH state*/
1285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
ARM GAS  /tmp/ccGEq9Vx.s 			page 24


1286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
1288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set ETH MAC Configuration.
1296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  macconf MAC Configuration structure  
1299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
1302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
1304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
1307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
1310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_SPEED(heth->Init.Speed));
1312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
1313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf != NULL)
1315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check the parameters */
1317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
1318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_JABBER(macconf->Jabber));
1319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
1320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
1321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
1322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
1323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
1324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
1325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
1326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
1327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
1328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
1329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
1330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
1331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
1332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
1333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
1334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
1335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
1336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
1337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
1338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
1339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
1340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
1341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
1342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
ARM GAS  /tmp/ccGEq9Vx.s 			page 25


1343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
1344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->MACCR;
1348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
1349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg &= ETH_MACCR_CLEAR_MASK;
1350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)(macconf->Watchdog | 
1352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->Jabber | 
1353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->InterFrameGap |
1354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->CarrierSense |
1355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          (heth->Init).Speed | 
1356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->ReceiveOwn |
1357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->LoopbackMode |
1358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
1359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->ChecksumOffload |    
1360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->RetryTransmission | 
1361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->BackOffLimit | 
1363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->DeferralCheck);
1364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg;
1367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->MACCR;
1371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg; 
1373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
1375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Write to ETHERNET MACFFR */  
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
1377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
1378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->PassControlFrames |
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
1380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
1381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->PromiscuousMode |
1382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
1383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
1384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg = (heth->Instance)->MACFFR;
1388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
1389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg;
1390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
1392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Write to ETHERNET MACHTHR */
1393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
1394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Write to ETHERNET MACHTLR */
1396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
1397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
1398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Get the ETHERNET MACFCR value */  
ARM GAS  /tmp/ccGEq9Vx.s 			page 26


1400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg = (heth->Instance)->MACFCR;
1401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Clear xx bits */
1402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg &= ETH_MACFCR_CLEAR_MASK;
1403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
1405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
1406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->PauseLowThreshold |
1407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
1409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
1410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Write to ETHERNET MACFCR */
1412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFCR = (uint32_t)tmpreg;
1413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg = (heth->Instance)->MACFCR;
1417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
1418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg;
1419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
1422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
1423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
1424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Wait until the write operation will be taken into account :
1425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       tmpreg = (heth->Instance)->MACVLANTR;
1427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_Delay(ETH_REG_WRITE_DELAY);
1428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg;
1429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else /* macconf == NULL : here we just configure Speed and Duplex mode */
1431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->MACCR;
1435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear FES and DM bits */
1437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg &= ~((uint32_t)0x00004800);
1438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
1440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg;
1443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->MACCR;
1447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg;
1449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH state to Ready */
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
1453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Unlocked */
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
ARM GAS  /tmp/ccGEq9Vx.s 			page 27


1457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;  
1459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Sets ETH DMA Configuration.
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  dmaconf DMA Configuration structure  
1466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)
1469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_LOCK(heth);
1474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
1477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check parameters */
1479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(dmaconf->DropTCPIPChecksumErrorFrame));
1480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(dmaconf->ReceiveStoreForward));
1481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(dmaconf->FlushReceivedFrame));
1482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(dmaconf->TransmitStoreForward));
1483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(dmaconf->TransmitThresholdControl));
1484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(dmaconf->ForwardErrorFrames));
1485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(dmaconf->ForwardUndersizedGoodFrames));
1486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(dmaconf->ReceiveThresholdControl));
1487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(dmaconf->SecondFrameOperate));
1488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(dmaconf->AddressAlignedBeats));
1489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_FIXED_BURST(dmaconf->FixedBurst));
1490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(dmaconf->RxDMABurstLength));
1491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(dmaconf->TxDMABurstLength));
1492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_ENHANCED_DESCRIPTOR_FORMAT(dmaconf->EnhancedDescriptorFormat));
1493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
1494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
1495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
1497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
1498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
1499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
1500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ETH_DMAOMR_CLEAR_MASK;
1501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
1503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
1504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
1505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
1506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
1507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
1508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
1509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
1510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
1511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
1513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
ARM GAS  /tmp/ccGEq9Vx.s 			page 28


1514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
1517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
1518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
1520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
1524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
1525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
1526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
1527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2) |
1528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
1529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and 
1530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg = (heth->Instance)->DMABMR;
1534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg;
1536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the ETH state to Ready */
1538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    heth->State= HAL_ETH_STATE_READY;
1539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Process Unlocked */
1541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    __HAL_UNLOCK(heth);
1542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Return function status */
1544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    return HAL_OK; 
1545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
1549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State functions 
1552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief   Peripheral State functions 
1553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
1554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @verbatim   
1555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ===============================================================================
1556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          ##### Peripheral State functions #####
1557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ===============================================================================  
1558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   [..]
1559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   This subsection permits to get in run-time the status of the peripheral 
1560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   and the data flow.
1561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****        (+) Get the ETH handle state:
1562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****            HAL_ETH_GetState();
1563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****            
1564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @endverbatim
1566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
1567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Return the ETH HAL state
ARM GAS  /tmp/ccGEq9Vx.s 			page 29


1571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL state
1574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
1576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {  
1577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return ETH state */
1578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->State;
1579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
1583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
1587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions
1590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
1591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
1595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  err Ethernet Init error
1598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
1601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
  28              		.loc 1 1601 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 3, -24
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.loc 1 1601 0
  43 0002 0446     		mov	r4, r0
1602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
1603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMAInitTypeDef dmainit;
1604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
1605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (err != ETH_SUCCESS) /* Auto-negotiation failed */
  44              		.loc 1 1606 0
  45 0004 0029     		cmp	r1, #0
  46 0006 64D1     		bne	.L2
  47 0008 D0E90231 		ldrd	r3, r1, [r0, #8]
  48              	.LVL1:
ARM GAS  /tmp/ccGEq9Vx.s 			page 30


  49 000c 0B43     		orrs	r3, r3, r1
  50 000e 43F40071 		orr	r1, r3, #512
  51              	.L3:
  52              	.LVL2:
1607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Ethernet duplex mode to Full-duplex */
1609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
1610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Ethernet speed to 100M */
1612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Init).Speed = ETH_SPEED_100M;
1613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ethernet MAC default initialization **************************************/
1616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.Watchdog = ETH_WATCHDOG_ENABLE;
1617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.Jabber = ETH_JABBER_ENABLE;
1618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
1619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
1620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
1621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
1622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
1623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
1625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
1629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
1631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
1632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
1633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
1634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
1635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
1636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
1637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
1638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
1639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
1640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
1641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
1642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.HashTableHigh = 0x0;
1643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.HashTableLow = 0x0;
1644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.PauseTime = 0x0;
1645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
1646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
1647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
1648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
1649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
1650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
1651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macinit.VLANTagIdentifier = 0x0;
1652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
1654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
1655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
  53              		.loc 1 1655 0
  54 0012 2268     		ldr	r2, [r4]
1656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
1657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ETH_MACCR_CLEAR_MASK;
ARM GAS  /tmp/ccGEq9Vx.s 			page 31


1658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
1659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the JD: bit according to ETH Jabber value */
1660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the IFG bit according to ETH InterFrameGap value */
1661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DCRS bit according to ETH CarrierSense value */
1662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the FES bit according to ETH Speed value */ 
1663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DO bit according to ETH ReceiveOwn value */ 
1664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the LM bit according to ETH LoopbackMode value */
1665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DM bit according to ETH Mode value */ 
1666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the IPCO bit according to ETH ChecksumOffload value */
1667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DR bit according to ETH RetryTransmission value */
1668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
1669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the BL bit according to ETH BackOffLimit value */
1670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DC bit according to ETH DeferralCheck value */
1671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= (uint32_t)(macinit.Watchdog | 
1672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.Jabber | 
1673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.InterFrameGap |
1674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.CarrierSense |
1675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        (heth->Init).Speed | 
1676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.ReceiveOwn |
1677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.LoopbackMode |
1678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        (heth->Init).DuplexMode | 
1679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.ChecksumOffload |    
1680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.RetryTransmission | 
1681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.AutomaticPadCRCStrip | 
1682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.BackOffLimit | 
1683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.DeferralCheck);
1684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
1686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg;
1687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
1691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
  55              		.loc 1 1691 0
  56 0014 0120     		movs	r0, #1
  57              	.LVL3:
1622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
  58              		.loc 1 1622 0
  59 0016 E569     		ldr	r5, [r4, #28]
1655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
  60              		.loc 1 1655 0
  61 0018 1668     		ldr	r6, [r2]
  62              	.LVL4:
1657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
  63              		.loc 1 1657 0
  64 001a 324B     		ldr	r3, .L9
1622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
  65              		.loc 1 1622 0
  66 001c 002D     		cmp	r5, #0
1692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg; 
1693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
1695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the RA bit according to ETH ReceiveAll value */
1696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the SAF and SAIF bits according to ETH SourceAddrFilter value */
1697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the PCF bit according to ETH PassControlFrames value */
1698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DBF bit according to ETH BroadcastFramesReception value */
ARM GAS  /tmp/ccGEq9Vx.s 			page 32


1699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the DAIF bit according to ETH DestinationAddrFilter value */
1700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the PR bit according to ETH PromiscuousMode value */
1701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
1702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
1703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MACFFR */  
1704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
1705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
1706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.PassControlFrames |
1707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.BroadcastFramesReception | 
1708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.DestinationAddrFilter |
1709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.PromiscuousMode |
1710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.MulticastFramesFilter |
1711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.UnicastFramesFilter);
1712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg = (heth->Instance)->MACFFR;
1716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg;
1718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
1720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Write to ETHERNET MACHTHR */
1721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
1722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Write to ETHERNET MACHTLR */
1724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
1725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /*----------------------- ETHERNET MACFCR Configuration -------------------*/
1726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Get the ETHERNET MACFCR value */  
1728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg = (heth->Instance)->MACFCR;
1729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Clear xx bits */
1730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg &= ETH_MACFCR_CLEAR_MASK;
1731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the PT bit according to ETH PauseTime value */
1733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
1734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the PLT bit according to ETH PauseLowThreshold value */
1735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
1736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the RFE bit according to ETH ReceiveFlowControl value */
1737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the TFE bit according to ETH TransmitFlowControl value */ 
1738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
1739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
1740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.PauseLowThreshold |
1741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.UnicastPauseFrameDetect | 
1742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.ReceiveFlowControl |
1743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.TransmitFlowControl); 
1744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Write to ETHERNET MACFCR */
1746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFCR = (uint32_t)tmpreg;
1747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    at least four TX_CLK/RX_CLK clock cycles */
1750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    tmpreg = (heth->Instance)->MACFCR;
1751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg;
1753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
1754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
1755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the ETV bit according to ETH VLANTagComparison value */
ARM GAS  /tmp/ccGEq9Vx.s 			page 33


1756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Set the VL bit according to ETH VLANTagIdentifier value */  
1757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
1758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
1759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
1762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->MACVLANTR;
1763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg;
1765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ethernet DMA default initialization ************************************/
1767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
1768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
1769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
1770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
1771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
1772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
1773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
1774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
1775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
1776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
1777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
1778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
1779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
1780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
1781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.DescriptorSkipLength = 0x0;
1782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
1783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the ETHERNET DMAOMR value */
1785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->DMAOMR;
  67              		.loc 1 1785 0
  68 001e 41F21805 		movw	r5, #4120
1657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
  69              		.loc 1 1657 0
  70 0022 03EA0603 		and	r3, r3, r6
1721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
  71              		.loc 1 1721 0
  72 0026 4FF00006 		mov	r6, #0
  73 002a 43EA0103 		orr	r3, r3, r1
1624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
  74              		.loc 1 1624 0
  75 002e 14BF     		ite	ne
  76 0030 3146     		movne	r1, r6
  77 0032 4FF48061 		moveq	r1, #1024
  78              	.LVL5:
1671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        macinit.Jabber | 
  79              		.loc 1 1671 0
  80 0036 0B43     		orrs	r3, r3, r1
  81              	.LVL6:
1686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
  82              		.loc 1 1686 0
  83 0038 1360     		str	r3, [r2]
1690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
  84              		.loc 1 1690 0
  85 003a 1768     		ldr	r7, [r2]
  86              	.LVL7:
1691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg; 
ARM GAS  /tmp/ccGEq9Vx.s 			page 34


  87              		.loc 1 1691 0
  88 003c FFF7FEFF 		bl	HAL_Delay
  89              	.LVL8:
1692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
  90              		.loc 1 1692 0
  91 0040 2368     		ldr	r3, [r4]
1704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
  92              		.loc 1 1704 0
  93 0042 4022     		movs	r2, #64
1716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg;
  94              		.loc 1 1716 0
  95 0044 0120     		movs	r0, #1
1692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
  96              		.loc 1 1692 0
  97 0046 1F60     		str	r7, [r3]
1704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
  98              		.loc 1 1704 0
  99 0048 5A60     		str	r2, [r3, #4]
1715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 100              		.loc 1 1715 0
 101 004a 5F68     		ldr	r7, [r3, #4]
 102              	.LVL9:
1716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg;
 103              		.loc 1 1716 0
 104 004c FFF7FEFF 		bl	HAL_Delay
 105              	.LVL10:
1717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 106              		.loc 1 1717 0
 107 0050 2368     		ldr	r3, [r4]
1730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 108              		.loc 1 1730 0
 109 0052 4FF64171 		movw	r1, #65345
1751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg;
 110              		.loc 1 1751 0
 111 0056 0120     		movs	r0, #1
1717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 112              		.loc 1 1717 0
 113 0058 5F60     		str	r7, [r3, #4]
1721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 114              		.loc 1 1721 0
 115 005a 9E60     		str	r6, [r3, #8]
1724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /*----------------------- ETHERNET MACFCR Configuration -------------------*/
 116              		.loc 1 1724 0
 117 005c DE60     		str	r6, [r3, #12]
1728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    /* Clear xx bits */
 118              		.loc 1 1728 0
 119 005e 9A69     		ldr	r2, [r3, #24]
 120              	.LVL11:
1730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 121              		.loc 1 1730 0
 122 0060 0A40     		ands	r2, r2, r1
 123              	.LVL12:
1738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 124              		.loc 1 1738 0
 125 0062 42F08002 		orr	r2, r2, #128
 126              	.LVL13:
1746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
ARM GAS  /tmp/ccGEq9Vx.s 			page 35


 127              		.loc 1 1746 0
 128 0066 9A61     		str	r2, [r3, #24]
1750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 129              		.loc 1 1750 0
 130 0068 9F69     		ldr	r7, [r3, #24]
 131              	.LVL14:
1751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg;
 132              		.loc 1 1751 0
 133 006a FFF7FEFF 		bl	HAL_Delay
 134              	.LVL15:
1752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 135              		.loc 1 1752 0
 136 006e 2368     		ldr	r3, [r4]
1763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg;
 137              		.loc 1 1763 0
 138 0070 0120     		movs	r0, #1
1752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 139              		.loc 1 1752 0
 140 0072 9F61     		str	r7, [r3, #24]
1757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 141              		.loc 1 1757 0
 142 0074 DE61     		str	r6, [r3, #28]
1762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 143              		.loc 1 1762 0
 144 0076 DE69     		ldr	r6, [r3, #28]
 145              	.LVL16:
1763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg;
 146              		.loc 1 1763 0
 147 0078 FFF7FEFF 		bl	HAL_Delay
 148              	.LVL17:
1764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 149              		.loc 1 1764 0
 150 007c 2368     		ldr	r3, [r4]
1786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear xx bits */
1787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg &= ETH_DMAOMR_CLEAR_MASK;
1788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the DT bit according to ETH DropTCPIPChecksumErrorFrame value */
1790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the RSF bit according to ETH ReceiveStoreForward value */
1791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the DFF bit according to ETH FlushReceivedFrame value */
1792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the TSF bit according to ETH TransmitStoreForward value */
1793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the TTC bit according to ETH TransmitThresholdControl value */
1794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the FEF bit according to ETH ForwardErrorFrames value */
1795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
1796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the RTC bit according to ETH ReceiveThresholdControl value */
1797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the OSF bit according to ETH SecondFrameOperate value */
1798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
1799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
1800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.FlushReceivedFrame |
1801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.TransmitStoreForward | 
1802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.TransmitThresholdControl |
1803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.ForwardErrorFrames |
1804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.ForwardUndersizedGoodFrames |
1805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.ReceiveThresholdControl |
1806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.SecondFrameOperate);
1807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Write to ETHERNET DMAOMR */
1809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
ARM GAS  /tmp/ccGEq9Vx.s 			page 36


1810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
1813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = (heth->Instance)->DMAOMR;
1814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 151              		.loc 1 1814 0
 152 007e 0120     		movs	r0, #1
1787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 153              		.loc 1 1787 0
 154 0080 1949     		ldr	r1, .L9+4
1764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 155              		.loc 1 1764 0
 156 0082 DE61     		str	r6, [r3, #28]
 157              	.LVL18:
1785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear xx bits */
 158              		.loc 1 1785 0
 159 0084 5A59     		ldr	r2, [r3, r5]
 160              	.LVL19:
1787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 161              		.loc 1 1787 0
 162 0086 1140     		ands	r1, r1, r2
 163              	.LVL20:
1798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 164              		.loc 1 1798 0
 165 0088 184A     		ldr	r2, .L9+8
 166 008a 0A43     		orrs	r2, r2, r1
 167              	.LVL21:
1809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 168              		.loc 1 1809 0
 169 008c 5A51     		str	r2, [r3, r5]
1813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 170              		.loc 1 1813 0
 171 008e 5E59     		ldr	r6, [r3, r5]
 172              	.LVL22:
 173              		.loc 1 1814 0
 174 0090 FFF7FEFF 		bl	HAL_Delay
 175              	.LVL23:
1815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMAOMR = tmpreg;
 176              		.loc 1 1815 0
 177 0094 2368     		ldr	r3, [r4]
1816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
1817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*----------------------- ETHERNET DMABMR Configuration ------------------*/
1818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the AAL bit according to ETH AddressAlignedBeats value */
1819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the FB bit according to ETH FixedBurst value */
1820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
1821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
1822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
1823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the DSL bit according to ETH DesciptorSkipLength value */
1824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the PR and DA bits according to ETH DMAArbitration value */
1825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
1826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.FixedBurst |
1827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected 
1828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.TxDMABurstLength |
1829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.EnhancedDescriptorFormat |
1830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           (dmainit.DescriptorSkipLength << 2) |
1831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.DMAArbitration |
1832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and
ARM GAS  /tmp/ccGEq9Vx.s 			page 37


1833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
1834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Wait until the write operation will be taken into account:
1835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         at least four TX_CLK/RX_CLK clock cycles */
1836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      tmpreg = (heth->Instance)->DMABMR;
1837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 178              		.loc 1 1837 0
 179 0096 0120     		movs	r0, #1
1825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.FixedBurst |
 180              		.loc 1 1825 0
 181 0098 154A     		ldr	r2, .L9+12
1815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->DMAOMR = tmpreg;
 182              		.loc 1 1815 0
 183 009a 5E51     		str	r6, [r3, r5]
1825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           dmainit.FixedBurst |
 184              		.loc 1 1825 0
 185 009c 03F58053 		add	r3, r3, #4096
 186 00a0 1A60     		str	r2, [r3]
1836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 187              		.loc 1 1836 0
 188 00a2 1D68     		ldr	r5, [r3]
 189              	.LVL24:
 190              		.loc 1 1837 0
 191 00a4 FFF7FEFF 		bl	HAL_Delay
 192              	.LVL25:
1838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg;
 193              		.loc 1 1838 0
 194 00a8 2368     		ldr	r3, [r4]
1839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 195              		.loc 1 1840 0
 196 00aa A269     		ldr	r2, [r4, #24]
1838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg;
 197              		.loc 1 1838 0
 198 00ac 03F58051 		add	r1, r3, #4096
 199              		.loc 1 1840 0
 200 00b0 012A     		cmp	r2, #1
1838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg;
 201              		.loc 1 1838 0
 202 00b2 0D60     		str	r5, [r1]
 203              		.loc 1 1840 0
 204 00b4 05D1     		bne	.L5
1841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      {
1842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****        /* Enable the Ethernet Rx Interrupt */
1843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****        __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 205              		.loc 1 1843 0
 206 00b6 41F21C01 		movw	r1, #4124
 207 00ba 0E4A     		ldr	r2, .L9+16
 208 00bc 5858     		ldr	r0, [r3, r1]
 209 00be 0243     		orrs	r2, r2, r0
 210 00c0 5A50     		str	r2, [r3, r1]
 211              	.L5:
1844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      }
1845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Initialize MAC address in ethernet MAC */ 
1847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 212              		.loc 1 1847 0
 213 00c2 6369     		ldr	r3, [r4, #20]
ARM GAS  /tmp/ccGEq9Vx.s 			page 38


 214              	.LVL26:
 215              	.LBB19:
 216              	.LBB20:
1848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
1852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
1855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This parameter can be one of the following values:
1856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0 
1857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1 
1858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
1859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
1860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
1861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
1864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg;
1866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check the parameters */
1868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
1869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
1871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
1872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Load the selected MAC address high register */
1873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 217              		.loc 1 1873 0
 218 00c4 0C49     		ldr	r1, .L9+20
1871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Load the selected MAC address high register */
 219              		.loc 1 1871 0
 220 00c6 9888     		ldrh	r0, [r3, #4]	@ unaligned
 221              	.LVL27:
1874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
1875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[
1876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Load the selected MAC address low register */
1878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 222              		.loc 1 1878 0
 223 00c8 0C4A     		ldr	r2, .L9+24
1873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
 224              		.loc 1 1873 0
 225 00ca 0860     		str	r0, [r1]
 226              	.LVL28:
1875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 227              		.loc 1 1875 0
 228 00cc 1B68     		ldr	r3, [r3]	@ unaligned
 229              	.LVL29:
 230              		.loc 1 1878 0
 231 00ce 1360     		str	r3, [r2]
 232              	.LVL30:
 233              	.LBE20:
 234              	.LBE19:
1848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 235              		.loc 1 1848 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 39


 236 00d0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 237              	.LVL31:
 238              	.L2:
1609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 239              		.loc 1 1609 0
 240 00d2 4FF40062 		mov	r2, #2048
1612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 241              		.loc 1 1612 0
 242 00d6 4FF48043 		mov	r3, #16384
 243 00da 4FF49441 		mov	r1, #18944
 244              	.LVL32:
 245 00de C0E90232 		strd	r3, r2, [r0, #8]
 246 00e2 96E7     		b	.L3
 247              	.L10:
 248              		.align	2
 249              	.L9:
 250 00e4 0F8120FF 		.word	-14647025
 251 00e8 233FDEF8 		.word	-119652573
 252 00ec 04002002 		.word	35651588
 253 00f0 8020C102 		.word	46211200
 254 00f4 40000100 		.word	65600
 255 00f8 40800240 		.word	1073905728
 256 00fc 44800240 		.word	1073905732
 257              		.cfi_endproc
 258              	.LFE158:
 260              		.section	.text.HAL_ETH_DMATxDescListInit,"ax",%progbits
 261              		.align	1
 262              		.p2align 2,,3
 263              		.global	HAL_ETH_DMATxDescListInit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 269              	HAL_ETH_DMATxDescListInit:
 270              	.LFB140:
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i = 0;
 271              		.loc 1 473 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              	.LVL33:
 276 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 277              	.LCFI1:
 278              		.cfi_def_cfa_offset 24
 279              		.cfi_offset 4, -24
 280              		.cfi_offset 5, -20
 281              		.cfi_offset 6, -16
 282              		.cfi_offset 7, -12
 283              		.cfi_offset 8, -8
 284              		.cfi_offset 14, -4
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 285              		.loc 1 478 0
 286 0004 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 287 0008 012C     		cmp	r4, #1
 288 000a 7AD0     		beq	.L24
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 289              		.loc 1 478 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/ccGEq9Vx.s 			page 40


 290 000c 0125     		movs	r5, #1
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 291              		.loc 1 481 0 is_stmt 1 discriminator 2
 292 000e 0224     		movs	r4, #2
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 293              		.loc 1 484 0 discriminator 2
 294 0010 C162     		str	r1, [r0, #44]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 295              		.loc 1 478 0 discriminator 2
 296 0012 80F84550 		strb	r5, [r0, #69]
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 297              		.loc 1 481 0 discriminator 2
 298 0016 80F84440 		strb	r4, [r0, #68]
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 299              		.loc 1 487 0 discriminator 2
 300 001a B3B1     		cbz	r3, .L13
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 301              		.loc 1 498 0
 302 001c C569     		ldr	r5, [r0, #28]
 303 001e 5C1E     		subs	r4, r3, #1
 304 0020 0DB3     		cbz	r5, .L14
 305 0022 002C     		cmp	r4, #0
 306 0024 55D1     		bne	.L39
 307              	.LVL34:
 308              	.L15:
 309 0026 40F2F456 		movw	r6, #1524
 310 002a 01EB4415 		add	r5, r1, r4, lsl #5
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 311              		.loc 1 493 0
 312 002e 4FF48017 		mov	r7, #1048576
 313 0032 06FB0422 		mla	r2, r6, r4, r2
 314              	.LVL35:
 315              	.L18:
 316 0036 0134     		adds	r4, r4, #1
 317              	.LVL36:
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 318              		.loc 1 496 0
 319 0038 AA60     		str	r2, [r5, #8]
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 320              		.loc 1 493 0
 321 003a 2F60     		str	r7, [r5]
 322 003c 02F2F452 		addw	r2, r2, #1524
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 323              		.loc 1 487 0
 324 0040 A342     		cmp	r3, r4
 325 0042 E960     		str	r1, [r5, #12]
 326              	.LVL37:
 327 0044 05F12005 		add	r5, r5, #32
 328              	.LVL38:
 329 0048 F5D8     		bhi	.L18
 330              	.LVL39:
 331              	.L13:
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 332              		.loc 1 518 0
 333 004a 0568     		ldr	r5, [r0]
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 334              		.loc 1 524 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 41


 335 004c 0023     		movs	r3, #0
 336              	.LVL40:
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 337              		.loc 1 518 0
 338 004e 41F21002 		movw	r2, #4112
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 339              		.loc 1 521 0
 340 0052 0124     		movs	r4, #1
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 341              		.loc 1 518 0
 342 0054 A950     		str	r1, [r5, r2]
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 343              		.loc 1 527 0
 344 0056 1A46     		mov	r2, r3
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 345              		.loc 1 521 0
 346 0058 80F84440 		strb	r4, [r0, #68]
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 347              		.loc 1 524 0
 348 005c 80F84530 		strb	r3, [r0, #69]
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 349              		.loc 1 528 0
 350 0060 1046     		mov	r0, r2
 351              	.LVL41:
 352 0062 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 353              	.LVL42:
 354              	.L14:
 355 0066 C4B9     		cbnz	r4, .L40
 356              	.LVL43:
 357              	.L20:
 358 0068 40F2F456 		movw	r6, #1524
 359 006c 01EB4415 		add	r5, r1, r4, lsl #5
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 360              		.loc 1 493 0
 361 0070 4FF48017 		mov	r7, #1048576
 362 0074 06FB0422 		mla	r2, r6, r4, r2
 363              	.LVL44:
 364              	.L22:
 365 0078 2F60     		str	r7, [r5]
 366 007a 0134     		adds	r4, r4, #1
 367              	.LVL45:
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 368              		.loc 1 501 0
 369 007c 2E68     		ldr	r6, [r5]
 370 007e 2035     		adds	r5, r5, #32
 371              	.LVL46:
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 372              		.loc 1 487 0
 373 0080 A342     		cmp	r3, r4
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 374              		.loc 1 496 0
 375 0082 45F8182C 		str	r2, [r5, #-24]
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 376              		.loc 1 501 0
 377 0086 46F44006 		orr	r6, r6, #12582912
 378 008a 45F8141C 		str	r1, [r5, #-20]
 379              	.LVL47:
ARM GAS  /tmp/ccGEq9Vx.s 			page 42


 380 008e 02F2F452 		addw	r2, r2, #1524
 381 0092 45F8206C 		str	r6, [r5, #-32]
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 382              		.loc 1 487 0
 383 0096 EFD8     		bhi	.L22
 384 0098 D7E7     		b	.L13
 385              	.LVL48:
 386              	.L40:
 387 009a 9C42     		cmp	r4, r3
 388 009c 1746     		mov	r7, r2
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 389              		.loc 1 493 0
 390 009e 4FF4801E 		mov	lr, #1048576
 391 00a2 28BF     		it	cs
 392 00a4 1C46     		movcs	r4, r3
 393 00a6 A046     		mov	r8, r4
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 394              		.loc 1 487 0
 395 00a8 2C46     		mov	r4, r5
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 396              		.loc 1 498 0
 397 00aa 0D46     		mov	r5, r1
 398              	.LVL49:
 399              	.L21:
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 400              		.loc 1 493 0
 401 00ac C5F800E0 		str	lr, [r5]
 402 00b0 0134     		adds	r4, r4, #1
 403              	.LVL50:
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 404              		.loc 1 501 0
 405 00b2 2E68     		ldr	r6, [r5]
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 406              		.loc 1 490 0
 407 00b4 AC46     		mov	ip, r5
 408              	.LVL51:
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 409              		.loc 1 487 0
 410 00b6 4445     		cmp	r4, r8
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 411              		.loc 1 496 0
 412 00b8 AF60     		str	r7, [r5, #8]
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 413              		.loc 1 501 0
 414 00ba 46F44006 		orr	r6, r6, #12582912
 415 00be 07F2F457 		addw	r7, r7, #1524
 416 00c2 45F8206B 		str	r6, [r5], #32
 417              	.LVL52:
 418 00c6 CCF80C50 		str	r5, [ip, #12]
 419              	.LVL53:
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 420              		.loc 1 487 0
 421 00ca EFD3     		bcc	.L21
 422 00cc A342     		cmp	r3, r4
 423 00ce CBD8     		bhi	.L20
 424 00d0 BBE7     		b	.L13
 425              	.LVL54:
ARM GAS  /tmp/ccGEq9Vx.s 			page 43


 426              	.L39:
 427 00d2 9C42     		cmp	r4, r3
 428 00d4 1646     		mov	r6, r2
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 429              		.loc 1 498 0
 430 00d6 0D46     		mov	r5, r1
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 431              		.loc 1 493 0
 432 00d8 4FF4801C 		mov	ip, #1048576
 433 00dc 28BF     		it	cs
 434 00de 1C46     		movcs	r4, r3
 435 00e0 A646     		mov	lr, r4
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 436              		.loc 1 487 0
 437 00e2 0024     		movs	r4, #0
 438              	.LVL55:
 439              	.L16:
 440 00e4 0134     		adds	r4, r4, #1
 441              	.LVL56:
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 442              		.loc 1 496 0
 443 00e6 AE60     		str	r6, [r5, #8]
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 444              		.loc 1 493 0
 445 00e8 C5F800C0 		str	ip, [r5]
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 446              		.loc 1 490 0
 447 00ec 2F46     		mov	r7, r5
 448              	.LVL57:
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 449              		.loc 1 487 0
 450 00ee 7445     		cmp	r4, lr
 451 00f0 05F12005 		add	r5, r5, #32
 452              	.LVL58:
 453 00f4 06F2F456 		addw	r6, r6, #1524
 454 00f8 FD60     		str	r5, [r7, #12]
 455              	.LVL59:
 456 00fa F3D3     		bcc	.L16
 457 00fc A342     		cmp	r3, r4
 458 00fe 92D8     		bhi	.L15
 459 0100 A3E7     		b	.L13
 460              	.LVL60:
 461              	.L24:
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 462              		.loc 1 478 0
 463 0102 0222     		movs	r2, #2
 464              	.LVL61:
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 465              		.loc 1 528 0
 466 0104 1046     		mov	r0, r2
 467              	.LVL62:
 468 0106 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 469              		.cfi_endproc
 470              	.LFE140:
 472 010a 00BF     		.section	.text.HAL_ETH_DMARxDescListInit,"ax",%progbits
 473              		.align	1
 474              		.p2align 2,,3
ARM GAS  /tmp/ccGEq9Vx.s 			page 44


 475              		.global	HAL_ETH_DMARxDescListInit
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 479              		.fpu fpv4-sp-d16
 481              	HAL_ETH_DMARxDescListInit:
 482              	.LFB141:
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i = 0;
 483              		.loc 1 540 0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              	.LVL63:
 488 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 489              	.LCFI2:
 490              		.cfi_def_cfa_offset 24
 491              		.cfi_offset 4, -24
 492              		.cfi_offset 5, -20
 493              		.cfi_offset 6, -16
 494              		.cfi_offset 7, -12
 495              		.cfi_offset 8, -8
 496              		.cfi_offset 14, -4
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i = 0;
 497              		.loc 1 540 0
 498 0004 9646     		mov	lr, r2
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 499              		.loc 1 545 0
 500 0006 90F84520 		ldrb	r2, [r0, #69]	@ zero_extendqisi2
 501              	.LVL64:
 502 000a 012A     		cmp	r2, #1
 503 000c 47D0     		beq	.L48
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 504              		.loc 1 545 0 is_stmt 0 discriminator 2
 505 000e 0124     		movs	r4, #1
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 506              		.loc 1 548 0 is_stmt 1 discriminator 2
 507 0010 0222     		movs	r2, #2
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 508              		.loc 1 551 0 discriminator 2
 509 0012 8162     		str	r1, [r0, #40]
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 510              		.loc 1 545 0 discriminator 2
 511 0014 80F84540 		strb	r4, [r0, #69]
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 512              		.loc 1 548 0 discriminator 2
 513 0018 80F84420 		strb	r2, [r0, #68]
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 514              		.loc 1 554 0 discriminator 2
 515 001c B3B1     		cbz	r3, .L43
 516 001e 5D1E     		subs	r5, r3, #1
 517 0020 22D1     		bne	.L59
 518              	.LVL65:
 519              	.L44:
 520 0022 40F2F456 		movw	r6, #1524
 521 0026 01EB4514 		add	r4, r1, r5, lsl #5
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 522              		.loc 1 560 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 45


 523 002a 4FF00042 		mov	r2, #-2147483648
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 524              		.loc 1 563 0
 525 002e 44F2F457 		movw	r7, #17908
 526 0032 06FB05E6 		mla	r6, r6, r5, lr
 527              	.L47:
 528              	.LVL66:
 529 0036 0135     		adds	r5, r5, #1
 530              	.LVL67:
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 531              		.loc 1 560 0
 532 0038 2260     		str	r2, [r4]
 533 003a E160     		str	r1, [r4, #12]
 534              	.LVL68:
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 535              		.loc 1 554 0
 536 003c AB42     		cmp	r3, r5
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 537              		.loc 1 566 0
 538 003e C4E90176 		strd	r7, r6, [r4, #4]
 539 0042 06F2F456 		addw	r6, r6, #1524
 540 0046 04F12004 		add	r4, r4, #32
 541              	.LVL69:
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 542              		.loc 1 554 0
 543 004a F4D8     		bhi	.L47
 544              	.LVL70:
 545              	.L43:
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 546              		.loc 1 588 0
 547 004c 0568     		ldr	r5, [r0]
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 548              		.loc 1 594 0
 549 004e 0023     		movs	r3, #0
 550              	.LVL71:
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 551              		.loc 1 588 0
 552 0050 41F20C02 		movw	r2, #4108
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 553              		.loc 1 591 0
 554 0054 0124     		movs	r4, #1
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 555              		.loc 1 588 0
 556 0056 A950     		str	r1, [r5, r2]
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 557              		.loc 1 597 0
 558 0058 1A46     		mov	r2, r3
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 559              		.loc 1 591 0
 560 005a 80F84440 		strb	r4, [r0, #68]
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 561              		.loc 1 594 0
 562 005e 80F84530 		strb	r3, [r0, #69]
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 563              		.loc 1 598 0
 564 0062 1046     		mov	r0, r2
 565              	.LVL72:
ARM GAS  /tmp/ccGEq9Vx.s 			page 46


 566 0064 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 567              	.LVL73:
 568              	.L59:
 569 0068 9D42     		cmp	r5, r3
 570 006a 7646     		mov	r6, lr
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 571              		.loc 1 554 0
 572 006c 0C46     		mov	r4, r1
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 573              		.loc 1 560 0
 574 006e 4FF0004C 		mov	ip, #-2147483648
 575 0072 28BF     		it	cs
 576 0074 1D46     		movcs	r5, r3
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 577              		.loc 1 563 0
 578 0076 44F2F452 		movw	r2, #17908
 579 007a A846     		mov	r8, r5
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 580              		.loc 1 554 0
 581 007c 0025     		movs	r5, #0
 582              	.LVL74:
 583              	.L45:
 584 007e 0135     		adds	r5, r5, #1
 585              	.LVL75:
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 586              		.loc 1 566 0
 587 0080 A660     		str	r6, [r4, #8]
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 588              		.loc 1 560 0
 589 0082 C4F800C0 		str	ip, [r4]
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 590              		.loc 1 557 0
 591 0086 2746     		mov	r7, r4
 592              	.LVL76:
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 593              		.loc 1 563 0
 594 0088 6260     		str	r2, [r4, #4]
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 595              		.loc 1 554 0
 596 008a 4545     		cmp	r5, r8
 597 008c 04F12004 		add	r4, r4, #32
 598              	.LVL77:
 599 0090 06F2F456 		addw	r6, r6, #1524
 600 0094 FC60     		str	r4, [r7, #12]
 601              	.LVL78:
 602 0096 F2D3     		bcc	.L45
 603 0098 AB42     		cmp	r3, r5
 604 009a C2D8     		bhi	.L44
 605 009c D6E7     		b	.L43
 606              	.LVL79:
 607              	.L48:
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 608              		.loc 1 545 0
 609 009e 0222     		movs	r2, #2
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 610              		.loc 1 598 0
 611 00a0 1046     		mov	r0, r2
ARM GAS  /tmp/ccGEq9Vx.s 			page 47


 612              	.LVL80:
 613 00a2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 614              		.cfi_endproc
 615              	.LFE141:
 617 00a6 00BF     		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 618              		.align	1
 619              		.p2align 2,,3
 620              		.weak	HAL_ETH_MspInit
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	HAL_ETH_MspInit:
 627              	.LFB142:
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 628              		.loc 1 607 0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 633              	.LVL81:
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 634              		.loc 1 614 0
 635 0000 7047     		bx	lr
 636              		.cfi_endproc
 637              	.LFE142:
 639 0002 00BF     		.section	.text.HAL_ETH_Init,"ax",%progbits
 640              		.align	1
 641              		.p2align 2,,3
 642              		.global	HAL_ETH_Init
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 646              		.fpu fpv4-sp-d16
 648              	HAL_ETH_Init:
 649              	.LFB138:
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tempreg = 0, phyreg = 0;
 650              		.loc 1 173 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 8
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              	.LVL82:
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 655              		.loc 1 180 0
 656 0000 0028     		cmp	r0, #0
 657 0002 00F08880 		beq	.L98
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 658              		.loc 1 191 0
 659 0006 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tempreg = 0, phyreg = 0;
 660              		.loc 1 173 0
 661 000a 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 662              	.LCFI3:
 663              		.cfi_def_cfa_offset 32
 664              		.cfi_offset 4, -32
 665              		.cfi_offset 5, -28
 666              		.cfi_offset 6, -24
ARM GAS  /tmp/ccGEq9Vx.s 			page 48


 667              		.cfi_offset 7, -20
 668              		.cfi_offset 8, -16
 669              		.cfi_offset 9, -12
 670              		.cfi_offset 10, -8
 671              		.cfi_offset 14, -4
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 672              		.loc 1 191 0
 673 000e 03F0FF02 		and	r2, r3, #255
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tempreg = 0, phyreg = 0;
 674              		.loc 1 173 0
 675 0012 82B0     		sub	sp, sp, #8
 676              	.LCFI4:
 677              		.cfi_def_cfa_offset 40
 678 0014 0446     		mov	r4, r0
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 679              		.loc 1 191 0
 680 0016 002B     		cmp	r3, #0
 681 0018 6FD0     		beq	.L138
 682              	.LVL83:
 683              	.L63:
 684              	.LBB46:
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 685              		.loc 1 200 0
 686 001a AE4A     		ldr	r2, .L148
 687              	.LBE46:
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 688              		.loc 1 209 0
 689 001c 2368     		ldr	r3, [r4]
 690              	.LBB47:
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 691              		.loc 1 200 0
 692 001e 516C     		ldr	r1, [r2, #68]
 693              	.LBE47:
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 694              		.loc 1 203 0
 695 0020 AD48     		ldr	r0, .L148+4
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 696              		.loc 1 209 0
 697 0022 03F58053 		add	r3, r3, #4096
 698              	.LBB48:
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 699              		.loc 1 200 0
 700 0026 41F48041 		orr	r1, r1, #16384
 701 002a 5164     		str	r1, [r2, #68]
 702 002c 526C     		ldr	r2, [r2, #68]
 703 002e 02F48042 		and	r2, r2, #16384
 704 0032 0192     		str	r2, [sp, #4]
 705 0034 019A     		ldr	r2, [sp, #4]
 706              	.LBE48:
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 707              		.loc 1 203 0
 708 0036 4268     		ldr	r2, [r0, #4]
 709 0038 22F40002 		bic	r2, r2, #8388608
 710 003c 4260     		str	r2, [r0, #4]
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 711              		.loc 1 204 0
 712 003e 4268     		ldr	r2, [r0, #4]
ARM GAS  /tmp/ccGEq9Vx.s 			page 49


 713 0040 216A     		ldr	r1, [r4, #32]
 714 0042 0A43     		orrs	r2, r2, r1
 715 0044 4260     		str	r2, [r0, #4]
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 716              		.loc 1 209 0
 717 0046 1A68     		ldr	r2, [r3]
 718 0048 42F00102 		orr	r2, r2, #1
 719 004c 1A60     		str	r2, [r3]
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 720              		.loc 1 212 0
 721 004e FFF7FEFF 		bl	HAL_GetTick
 722              	.LVL84:
 723 0052 0546     		mov	r5, r0
 724              	.LVL85:
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 725              		.loc 1 215 0
 726 0054 05E0     		b	.L64
 727              	.LVL86:
 728              	.L65:
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {     
 729              		.loc 1 218 0
 730 0056 FFF7FEFF 		bl	HAL_GetTick
 731              	.LVL87:
 732 005a 401B     		subs	r0, r0, r5
 733 005c B0F5FA7F 		cmp	r0, #500
 734 0060 50D8     		bhi	.L139
 735              	.L64:
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 736              		.loc 1 215 0
 737 0062 2368     		ldr	r3, [r4]
 738 0064 03F58052 		add	r2, r3, #4096
 739 0068 1268     		ldr	r2, [r2]
 740 006a D107     		lsls	r1, r2, #31
 741 006c F3D4     		bmi	.L65
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 742              		.loc 1 234 0
 743 006e 1D69     		ldr	r5, [r3, #16]
 744              	.LVL88:
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 745              		.loc 1 239 0
 746 0070 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 747              	.LVL89:
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 748              		.loc 1 242 0
 749 0074 994B     		ldr	r3, .L148+8
 750 0076 9A4A     		ldr	r2, .L148+12
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 751              		.loc 1 236 0
 752 0078 25F01C05 		bic	r5, r5, #28
 753              	.LVL90:
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 754              		.loc 1 242 0
 755 007c 0344     		add	r3, r3, r0
 756 007e 9342     		cmp	r3, r2
 757 0080 4BD9     		bls	.L140
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 758              		.loc 1 247 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 50


 759 0082 984B     		ldr	r3, .L148+16
 760 0084 984A     		ldr	r2, .L148+20
 761 0086 0344     		add	r3, r3, r0
 762 0088 9342     		cmp	r3, r2
 763 008a 7AD8     		bhi	.L68
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }  
 764              		.loc 1 250 0
 765 008c 45F00C05 		orr	r5, r5, #12
 766              	.LVL91:
 767              	.L67:
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 768              		.loc 1 269 0
 769 0090 2168     		ldr	r1, [r4]
 770 0092 0D61     		str	r5, [r1, #16]
 771              	.LVL92:
 772              	.LBB49:
 773              	.LBB50:
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 774              		.loc 1 1139 0
 775 0094 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 776 0098 422B     		cmp	r3, #66
 777 009a 24D0     		beq	.L95
 778              	.LVL93:
 779              	.LBB51:
 780              	.LBB52:
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 781              		.loc 1 1144 0
 782 009c 4222     		movs	r2, #66
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 783              		.loc 1 1153 0
 784 009e 238A     		ldrh	r3, [r4, #16]
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 785              		.loc 1 1159 0
 786 00a0 4FF40040 		mov	r0, #32768
 787              	.LVL94:
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 788              		.loc 1 1144 0
 789 00a4 84F84420 		strb	r2, [r4, #68]
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 790              		.loc 1 1153 0
 791 00a8 DB02     		lsls	r3, r3, #11
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 792              		.loc 1 1147 0
 793 00aa 0A69     		ldr	r2, [r1, #16]
 794              	.LVL95:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 795              		.loc 1 1153 0
 796 00ac 9BB2     		uxth	r3, r3
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 797              		.loc 1 1159 0
 798 00ae 4861     		str	r0, [r1, #20]
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 799              		.loc 1 1150 0
 800 00b0 02F01C02 		and	r2, r2, #28
 801              	.LVL96:
 802 00b4 42F00302 		orr	r2, r2, #3
 803              	.LVL97:
ARM GAS  /tmp/ccGEq9Vx.s 			page 51


1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 804              		.loc 1 1156 0
 805 00b8 1343     		orrs	r3, r3, r2
 806              	.LVL98:
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 807              		.loc 1 1162 0
 808 00ba 0B61     		str	r3, [r1, #16]
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 809              		.loc 1 1165 0
 810 00bc FFF7FEFF 		bl	HAL_GetTick
 811              	.LVL99:
 812 00c0 0646     		mov	r6, r0
 813              	.LVL100:
 814 00c2 04E0     		b	.L72
 815              	.LVL101:
 816              	.L71:
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 817              		.loc 1 1181 0
 818 00c4 2368     		ldr	r3, [r4]
 819 00c6 1D69     		ldr	r5, [r3, #16]
 820              	.LVL102:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 821              		.loc 1 1168 0
 822 00c8 15F00105 		ands	r5, r5, #1
 823              	.LVL103:
 824 00cc 28D0     		beq	.L141
 825              	.L72:
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 826              		.loc 1 1171 0
 827 00ce FFF7FEFF 		bl	HAL_GetTick
 828              	.LVL104:
 829 00d2 801B     		subs	r0, r0, r6
 830 00d4 B0F5803F 		cmp	r0, #65536
 831 00d8 F4D3     		bcc	.L71
 832              	.LVL105:
 833              	.L137:
 834              	.LBE52:
 835              	.LBE51:
 836              	.LBE50:
 837              	.LBE49:
 838              	.LBB59:
 839              	.LBB60:
 840              	.LBB61:
 841              	.LBB62:
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 842              		.loc 1 1173 0
 843 00da 0122     		movs	r2, #1
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 844              		.loc 1 1176 0
 845 00dc 0023     		movs	r3, #0
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 846              		.loc 1 1173 0
 847 00de 84F84420 		strb	r2, [r4, #68]
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 848              		.loc 1 1176 0
 849 00e2 84F84530 		strb	r3, [r4, #69]
 850              	.L95:
ARM GAS  /tmp/ccGEq9Vx.s 			page 52


 851              	.LVL106:
 852              	.LBE62:
 853              	.LBE61:
 854              	.LBE60:
 855              	.LBE59:
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 856              		.loc 1 416 0
 857 00e6 2046     		mov	r0, r4
 858 00e8 0121     		movs	r1, #1
 859 00ea FFF7FEFF 		bl	ETH_MACDMAConfig
 860              	.LVL107:
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 861              		.loc 1 419 0
 862 00ee 0120     		movs	r0, #1
 863 00f0 84F84400 		strb	r0, [r4, #68]
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 864              		.loc 1 437 0
 865 00f4 02B0     		add	sp, sp, #8
 866              	.LCFI5:
 867              		.cfi_remember_state
 868              		.cfi_def_cfa_offset 32
 869              		@ sp needed
 870 00f6 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 871              	.LVL108:
 872              	.L138:
 873              	.LCFI6:
 874              		.cfi_restore_state
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 875              		.loc 1 194 0
 876 00fa 80F84520 		strb	r2, [r0, #69]
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 877              		.loc 1 196 0
 878 00fe FFF7FEFF 		bl	HAL_ETH_MspInit
 879              	.LVL109:
 880 0102 8AE7     		b	.L63
 881              	.LVL110:
 882              	.L139:
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 883              		.loc 1 220 0
 884 0104 0320     		movs	r0, #3
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 885              		.loc 1 223 0
 886 0106 0023     		movs	r3, #0
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 887              		.loc 1 220 0
 888 0108 84F84400 		strb	r0, [r4, #68]
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 889              		.loc 1 223 0
 890 010c 84F84530 		strb	r3, [r4, #69]
 891              	.LVL111:
 892              	.L62:
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 893              		.loc 1 437 0
 894 0110 02B0     		add	sp, sp, #8
 895              	.LCFI7:
 896              		.cfi_def_cfa_offset 32
 897              		@ sp needed
ARM GAS  /tmp/ccGEq9Vx.s 			page 53


 898 0112 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 899              	.LVL112:
 900              	.L98:
 901              	.LCFI8:
 902              		.cfi_def_cfa_offset 0
 903              		.cfi_restore 4
 904              		.cfi_restore 5
 905              		.cfi_restore 6
 906              		.cfi_restore 7
 907              		.cfi_restore 8
 908              		.cfi_restore 9
 909              		.cfi_restore 10
 910              		.cfi_restore 14
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 911              		.loc 1 182 0
 912 0116 0120     		movs	r0, #1
 913              	.LVL113:
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 914              		.loc 1 437 0
 915 0118 7047     		bx	lr
 916              	.LVL114:
 917              	.L140:
 918              	.LCFI9:
 919              		.cfi_def_cfa_offset 40
 920              		.cfi_offset 4, -32
 921              		.cfi_offset 5, -28
 922              		.cfi_offset 6, -24
 923              		.cfi_offset 7, -20
 924              		.cfi_offset 8, -16
 925              		.cfi_offset 9, -12
 926              		.cfi_offset 10, -8
 927              		.cfi_offset 14, -4
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 928              		.loc 1 245 0
 929 011a 45F00805 		orr	r5, r5, #8
 930              	.LVL115:
 931 011e B7E7     		b	.L67
 932              	.LVL116:
 933              	.L141:
 934              	.LBB81:
 935              	.LBB57:
 936              	.LBB55:
 937              	.LBB53:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 938              		.loc 1 1185 0
 939 0120 0127     		movs	r7, #1
 940              	.LBE53:
 941              	.LBE55:
 942              	.LBE57:
 943              	.LBE81:
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 944              		.loc 1 289 0
 945 0122 FF20     		movs	r0, #255
 946              	.LBB82:
 947              	.LBB58:
 948              	.LBB56:
 949              	.LBB54:
ARM GAS  /tmp/ccGEq9Vx.s 			page 54


1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 950              		.loc 1 1185 0
 951 0124 84F84470 		strb	r7, [r4, #68]
 952              	.LVL117:
 953              	.LBE54:
 954              	.LBE56:
 955              	.LBE58:
 956              	.LBE82:
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 957              		.loc 1 289 0
 958 0128 FFF7FEFF 		bl	HAL_Delay
 959              	.LVL118:
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 960              		.loc 1 291 0
 961 012c 6368     		ldr	r3, [r4, #4]
 962 012e 002B     		cmp	r3, #0
 963 0130 36D1     		bne	.L142
 964              	.LVL119:
 965              	.LBB83:
 966              	.LBB75:
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 967              		.loc 1 1139 0
 968 0132 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 969 0136 422B     		cmp	r3, #66
 970 0138 D5D0     		beq	.L95
 971              	.LBB69:
 972              	.LBB63:
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 973              		.loc 1 1147 0
 974 013a 2068     		ldr	r0, [r4]
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 975              		.loc 1 1144 0
 976 013c 4222     		movs	r2, #66
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 977              		.loc 1 1153 0
 978 013e 238A     		ldrh	r3, [r4, #16]
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 979              		.loc 1 1144 0
 980 0140 84F84420 		strb	r2, [r4, #68]
 981              	.LBE63:
 982              	.LBE69:
 983              	.LBE75:
 984              	.LBE83:
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 985              		.loc 1 410 0
 986 0144 A268     		ldr	r2, [r4, #8]
 987              	.LVL120:
 988              	.LBB84:
 989              	.LBB76:
 990              	.LBB70:
 991              	.LBB64:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 992              		.loc 1 1153 0
 993 0146 DB02     		lsls	r3, r3, #11
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 994              		.loc 1 1147 0
 995 0148 0169     		ldr	r1, [r0, #16]
ARM GAS  /tmp/ccGEq9Vx.s 			page 55


 996              	.LVL121:
 997              	.LBE64:
 998              	.LBE70:
 999              	.LBE76:
 1000              	.LBE84:
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 1001              		.loc 1 409 0
 1002 014a E568     		ldr	r5, [r4, #12]
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1003              		.loc 1 410 0
 1004 014c 5208     		lsrs	r2, r2, #1
 1005              	.LBB85:
 1006              	.LBB77:
 1007              	.LBB71:
 1008              	.LBB65:
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1009              		.loc 1 1150 0
 1010 014e 01F01C01 		and	r1, r1, #28
 1011              	.LVL122:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 1012              		.loc 1 1153 0
 1013 0152 9BB2     		uxth	r3, r3
 1014              	.LBE65:
 1015              	.LBE71:
 1016              	.LBE77:
 1017              	.LBE85:
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 1018              		.loc 1 409 0
 1019 0154 42EAD502 		orr	r2, r2, r5, lsr #3
 1020 0158 41F00301 		orr	r1, r1, #3
 1021              	.LVL123:
 1022 015c 92B2     		uxth	r2, r2
 1023              	.LBB86:
 1024              	.LBB78:
 1025              	.LBB72:
 1026              	.LBB66:
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1027              		.loc 1 1156 0
 1028 015e 0B43     		orrs	r3, r3, r1
 1029              	.LVL124:
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1030              		.loc 1 1159 0
 1031 0160 4261     		str	r2, [r0, #20]
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1032              		.loc 1 1162 0
 1033 0162 0361     		str	r3, [r0, #16]
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1034              		.loc 1 1165 0
 1035 0164 FFF7FEFF 		bl	HAL_GetTick
 1036              	.LVL125:
 1037 0168 0546     		mov	r5, r0
 1038              	.LVL126:
 1039 016a 03E0     		b	.L97
 1040              	.LVL127:
 1041              	.L96:
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1042              		.loc 1 1181 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 56


 1043 016c 2368     		ldr	r3, [r4]
 1044 016e 1B69     		ldr	r3, [r3, #16]
 1045              	.LVL128:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1046              		.loc 1 1168 0
 1047 0170 DB07     		lsls	r3, r3, #31
 1048              	.LVL129:
 1049 0172 73D5     		bpl	.L143
 1050              	.L97:
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1051              		.loc 1 1171 0
 1052 0174 FFF7FEFF 		bl	HAL_GetTick
 1053              	.LVL130:
 1054 0178 401B     		subs	r0, r0, r5
 1055 017a B0F5803F 		cmp	r0, #65536
 1056 017e F5D3     		bcc	.L96
 1057 0180 ABE7     		b	.L137
 1058              	.LVL131:
 1059              	.L68:
 1060              	.LBE66:
 1061              	.LBE72:
 1062              	.LBE78:
 1063              	.LBE86:
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1064              		.loc 1 252 0
 1065 0182 5A4B     		ldr	r3, .L148+24
 1066 0184 5A4A     		ldr	r2, .L148+28
 1067 0186 0344     		add	r3, r3, r0
 1068 0188 9342     		cmp	r3, r2
 1069 018a 81D9     		bls	.L67
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1070              		.loc 1 257 0
 1071 018c 594B     		ldr	r3, .L148+32
 1072 018e 5A4A     		ldr	r2, .L148+36
 1073 0190 0344     		add	r3, r3, r0
 1074 0192 9342     		cmp	r3, r2
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1075              		.loc 1 260 0
 1076 0194 94BF     		ite	ls
 1077 0196 45F00405 		orrls	r5, r5, #4
 1078              	.LVL132:
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1079              		.loc 1 265 0
 1080 019a 45F01005 		orrhi	r5, r5, #16
 1081              	.LVL133:
 1082 019e 77E7     		b	.L67
 1083              	.LVL134:
 1084              	.L142:
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1085              		.loc 1 294 0
 1086 01a0 FFF7FEFF 		bl	HAL_GetTick
 1087              	.LVL135:
 1088              	.LBB87:
 1089              	.LBB88:
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1090              		.loc 1 1101 0
 1091 01a4 AA46     		mov	r10, r5
ARM GAS  /tmp/ccGEq9Vx.s 			page 57


 1092              	.LBE88:
 1093              	.LBE87:
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1094              		.loc 1 294 0
 1095 01a6 8046     		mov	r8, r0
 1096              	.LVL136:
 1097              	.LBB93:
 1098              	.LBB91:
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1099              		.loc 1 1072 0
 1100 01a8 4FF08209 		mov	r9, #130
 1101              	.LVL137:
 1102              	.L79:
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1103              		.loc 1 1067 0
 1104 01ac 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 1105 01b0 822B     		cmp	r3, #130
 1106 01b2 1ED0     		beq	.L75
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1107              		.loc 1 1075 0
 1108 01b4 2168     		ldr	r1, [r4]
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1109              		.loc 1 1072 0
 1110 01b6 84F84490 		strb	r9, [r4, #68]
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1111              		.loc 1 1081 0
 1112 01ba 238A     		ldrh	r3, [r4, #16]
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1113              		.loc 1 1075 0
 1114 01bc 0A69     		ldr	r2, [r1, #16]
 1115              	.LVL138:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1116              		.loc 1 1081 0
 1117 01be DB02     		lsls	r3, r3, #11
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1118              		.loc 1 1078 0
 1119 01c0 02F01C02 		and	r2, r2, #28
 1120              	.LVL139:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1121              		.loc 1 1081 0
 1122 01c4 9BB2     		uxth	r3, r3
 1123 01c6 42F04102 		orr	r2, r2, #65
 1124              	.LVL140:
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1125              		.loc 1 1084 0
 1126 01ca 1343     		orrs	r3, r3, r2
 1127              	.LVL141:
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1128              		.loc 1 1087 0
 1129 01cc 0B61     		str	r3, [r1, #16]
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1130              		.loc 1 1090 0
 1131 01ce FFF7FEFF 		bl	HAL_GetTick
 1132              	.LVL142:
 1133 01d2 0646     		mov	r6, r0
 1134              	.LVL143:
 1135 01d4 03E0     		b	.L77
ARM GAS  /tmp/ccGEq9Vx.s 			page 58


 1136              	.LVL144:
 1137              	.L76:
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1138              		.loc 1 1106 0
 1139 01d6 2368     		ldr	r3, [r4]
 1140 01d8 1A69     		ldr	r2, [r3, #16]
 1141              	.LVL145:
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1142              		.loc 1 1093 0
 1143 01da D207     		lsls	r2, r2, #31
 1144              	.LVL146:
 1145 01dc 39D5     		bpl	.L144
 1146              	.L77:
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1147              		.loc 1 1096 0
 1148 01de FFF7FEFF 		bl	HAL_GetTick
 1149              	.LVL147:
 1150 01e2 801B     		subs	r0, r0, r6
 1151 01e4 B0F5803F 		cmp	r0, #65536
 1152 01e8 F5D3     		bcc	.L76
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1153              		.loc 1 1098 0
 1154 01ea 84F84470 		strb	r7, [r4, #68]
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1155              		.loc 1 1101 0
 1156 01ee 84F845A0 		strb	r10, [r4, #69]
 1157              	.LVL148:
 1158              	.L75:
 1159              	.LBE91:
 1160              	.LBE93:
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1161              		.loc 1 302 0
 1162 01f2 FFF7FEFF 		bl	HAL_GetTick
 1163              	.LVL149:
 1164 01f6 41F28833 		movw	r3, #5000
 1165 01fa A0EB0800 		sub	r0, r0, r8
 1166 01fe 9842     		cmp	r0, r3
 1167 0200 3CD8     		bhi	.L136
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1168              		.loc 1 317 0
 1169 0202 6E07     		lsls	r6, r5, #29
 1170 0204 D2D5     		bpl	.L79
 1171              	.LVL150:
 1172              	.LBB94:
 1173              	.LBB95:
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1174              		.loc 1 1139 0
 1175 0206 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 1176 020a 422B     		cmp	r3, #66
 1177 020c 3FF46BAF 		beq	.L95
 1178              	.LVL151:
 1179              	.LBB96:
 1180              	.LBB97:
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1181              		.loc 1 1147 0
 1182 0210 2168     		ldr	r1, [r4]
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
ARM GAS  /tmp/ccGEq9Vx.s 			page 59


 1183              		.loc 1 1144 0
 1184 0212 4222     		movs	r2, #66
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 1185              		.loc 1 1153 0
 1186 0214 238A     		ldrh	r3, [r4, #16]
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1187              		.loc 1 1159 0
 1188 0216 4FF48050 		mov	r0, #4096
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1189              		.loc 1 1144 0
 1190 021a 84F84420 		strb	r2, [r4, #68]
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1191              		.loc 1 1147 0
 1192 021e 0A69     		ldr	r2, [r1, #16]
 1193              	.LVL152:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 1194              		.loc 1 1153 0
 1195 0220 DB02     		lsls	r3, r3, #11
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1196              		.loc 1 1159 0
 1197 0222 4861     		str	r0, [r1, #20]
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1198              		.loc 1 1150 0
 1199 0224 02F01C02 		and	r2, r2, #28
 1200              	.LVL153:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 1201              		.loc 1 1153 0
 1202 0228 9BB2     		uxth	r3, r3
 1203 022a 42F00302 		orr	r2, r2, #3
 1204              	.LVL154:
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1205              		.loc 1 1156 0
 1206 022e 1343     		orrs	r3, r3, r2
 1207              	.LVL155:
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1208              		.loc 1 1162 0
 1209 0230 0B61     		str	r3, [r1, #16]
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1210              		.loc 1 1165 0
 1211 0232 FFF7FEFF 		bl	HAL_GetTick
 1212              	.LVL156:
 1213 0236 0646     		mov	r6, r0
 1214              	.LVL157:
 1215 0238 04E0     		b	.L82
 1216              	.LVL158:
 1217              	.L81:
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1218              		.loc 1 1181 0
 1219 023a 2368     		ldr	r3, [r4]
 1220 023c 1B69     		ldr	r3, [r3, #16]
 1221              	.LVL159:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1222              		.loc 1 1168 0
 1223 023e 13F00103 		ands	r3, r3, #1
 1224              	.LVL160:
 1225 0242 27D0     		beq	.L145
 1226              	.L82:
ARM GAS  /tmp/ccGEq9Vx.s 			page 60


1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1227              		.loc 1 1171 0
 1228 0244 FFF7FEFF 		bl	HAL_GetTick
 1229              	.LVL161:
 1230 0248 801B     		subs	r0, r0, r6
 1231 024a B0F5803F 		cmp	r0, #65536
 1232 024e F4D3     		bcc	.L81
 1233 0250 43E7     		b	.L137
 1234              	.LVL162:
 1235              	.L144:
 1236              	.LBE97:
 1237              	.LBE96:
 1238              	.LBE95:
 1239              	.LBE94:
 1240              	.LBB104:
 1241              	.LBB92:
 1242              	.LBB89:
 1243              	.LBB90:
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1244              		.loc 1 1110 0
 1245 0252 5D69     		ldr	r5, [r3, #20]
 1246              	.LVL163:
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1247              		.loc 1 1113 0
 1248 0254 84F84470 		strb	r7, [r4, #68]
 1249 0258 ADB2     		uxth	r5, r5
 1250              	.LVL164:
 1251 025a CAE7     		b	.L75
 1252              	.LVL165:
 1253              	.L143:
 1254              	.LBE90:
 1255              	.LBE89:
 1256              	.LBE92:
 1257              	.LBE104:
 1258              	.LBB105:
 1259              	.LBB79:
 1260              	.LBB73:
 1261              	.LBB67:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1262              		.loc 1 1185 0
 1263 025c 0123     		movs	r3, #1
 1264              	.LBE67:
 1265              	.LBE73:
 1266              	.LBE79:
 1267              	.LBE105:
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1268              		.loc 1 426 0
 1269 025e 40F6FF70 		movw	r0, #4095
 1270              	.LBB106:
 1271              	.LBB80:
 1272              	.LBB74:
 1273              	.LBB68:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1274              		.loc 1 1185 0
 1275 0262 84F84430 		strb	r3, [r4, #68]
 1276              	.LVL166:
 1277              	.LBE68:
ARM GAS  /tmp/ccGEq9Vx.s 			page 61


 1278              	.LBE74:
 1279              	.LBE80:
 1280              	.LBE106:
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1281              		.loc 1 426 0
 1282 0266 FFF7FEFF 		bl	HAL_Delay
 1283              	.LVL167:
 1284              	.L94:
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1285              		.loc 1 430 0
 1286 026a 2046     		mov	r0, r4
 1287 026c 0021     		movs	r1, #0
 1288 026e FFF7FEFF 		bl	ETH_MACDMAConfig
 1289              	.LVL168:
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1290              		.loc 1 433 0
 1291 0272 0123     		movs	r3, #1
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1292              		.loc 1 436 0
 1293 0274 0020     		movs	r0, #0
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1294              		.loc 1 433 0
 1295 0276 84F84430 		strb	r3, [r4, #68]
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1296              		.loc 1 436 0
 1297 027a 49E7     		b	.L62
 1298              	.LVL169:
 1299              	.L136:
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         
 1300              		.loc 1 351 0
 1301 027c 2046     		mov	r0, r4
 1302 027e 0121     		movs	r1, #1
 1303 0280 FFF7FEFF 		bl	ETH_MACDMAConfig
 1304              	.LVL170:
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1305              		.loc 1 353 0
 1306 0284 0122     		movs	r2, #1
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1307              		.loc 1 356 0
 1308 0286 0023     		movs	r3, #0
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1309              		.loc 1 358 0
 1310 0288 0320     		movs	r0, #3
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1311              		.loc 1 353 0
 1312 028a 84F84420 		strb	r2, [r4, #68]
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1313              		.loc 1 356 0
 1314 028e 84F84530 		strb	r3, [r4, #69]
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1315              		.loc 1 358 0
 1316 0292 3DE7     		b	.L62
 1317              	.LVL171:
 1318              	.L145:
 1319              	.LBB107:
 1320              	.LBB102:
 1321              	.LBB100:
ARM GAS  /tmp/ccGEq9Vx.s 			page 62


 1322              	.LBB98:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1323              		.loc 1 1185 0
 1324 0294 4FF00109 		mov	r9, #1
 1325              	.LBE98:
 1326              	.LBE100:
 1327              	.LBE102:
 1328              	.LBE107:
 1329              	.LBB108:
 1330              	.LBB109:
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1331              		.loc 1 1101 0
 1332 0298 1E46     		mov	r6, r3
 1333              	.LVL172:
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1334              		.loc 1 1072 0
 1335 029a 4FF0820A 		mov	r10, #130
 1336              	.LBE109:
 1337              	.LBE108:
 1338              	.LBB114:
 1339              	.LBB103:
 1340              	.LBB101:
 1341              	.LBB99:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1342              		.loc 1 1185 0
 1343 029e 84F84490 		strb	r9, [r4, #68]
 1344              	.LVL173:
 1345              	.LBE99:
 1346              	.LBE101:
 1347              	.LBE103:
 1348              	.LBE114:
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1349              		.loc 1 337 0
 1350 02a2 FFF7FEFF 		bl	HAL_GetTick
 1351              	.LVL174:
 1352 02a6 8046     		mov	r8, r0
 1353              	.LVL175:
 1354              	.L83:
 1355              	.LBB115:
 1356              	.LBB112:
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1357              		.loc 1 1067 0
 1358 02a8 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 1359 02ac 822B     		cmp	r3, #130
 1360 02ae 33D0     		beq	.L84
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1361              		.loc 1 1075 0
 1362 02b0 2168     		ldr	r1, [r4]
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1363              		.loc 1 1072 0
 1364 02b2 84F844A0 		strb	r10, [r4, #68]
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1365              		.loc 1 1081 0
 1366 02b6 238A     		ldrh	r3, [r4, #16]
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1367              		.loc 1 1075 0
 1368 02b8 0A69     		ldr	r2, [r1, #16]
ARM GAS  /tmp/ccGEq9Vx.s 			page 63


 1369              	.LVL176:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1370              		.loc 1 1081 0
 1371 02ba DB02     		lsls	r3, r3, #11
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1372              		.loc 1 1078 0
 1373 02bc 02F01C02 		and	r2, r2, #28
 1374              	.LVL177:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1375              		.loc 1 1081 0
 1376 02c0 9BB2     		uxth	r3, r3
 1377 02c2 42F04102 		orr	r2, r2, #65
 1378              	.LVL178:
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1379              		.loc 1 1084 0
 1380 02c6 1343     		orrs	r3, r3, r2
 1381              	.LVL179:
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1382              		.loc 1 1087 0
 1383 02c8 0B61     		str	r3, [r1, #16]
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1384              		.loc 1 1090 0
 1385 02ca FFF7FEFF 		bl	HAL_GetTick
 1386              	.LVL180:
 1387 02ce 0746     		mov	r7, r0
 1388              	.LVL181:
 1389 02d0 18E0     		b	.L86
 1390              	.L149:
 1391 02d2 00BF     		.align	2
 1392              	.L148:
 1393 02d4 00380240 		.word	1073887232
 1394 02d8 00380140 		.word	1073821696
 1395 02dc 00D3CEFE 		.word	-20000000
 1396 02e0 BFE1E400 		.word	14999999
 1397 02e4 40F1E9FD 		.word	-35000000
 1398 02e8 3F787D01 		.word	24999999
 1399 02ec 00796CFC 		.word	-60000000
 1400 02f0 FF596202 		.word	39999999
 1401 02f4 001F0AFA 		.word	-100000000
 1402 02f8 7FF0FA02 		.word	49999999
 1403              	.LVL182:
 1404              	.L85:
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1405              		.loc 1 1106 0
 1406 02fc 2368     		ldr	r3, [r4]
 1407 02fe 1A69     		ldr	r2, [r3, #16]
 1408              	.LVL183:
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1409              		.loc 1 1093 0
 1410 0300 D007     		lsls	r0, r2, #31
 1411 0302 37D5     		bpl	.L146
 1412              	.LVL184:
 1413              	.L86:
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1414              		.loc 1 1096 0
 1415 0304 FFF7FEFF 		bl	HAL_GetTick
 1416              	.LVL185:
ARM GAS  /tmp/ccGEq9Vx.s 			page 64


 1417 0308 C01B     		subs	r0, r0, r7
 1418 030a B0F5803F 		cmp	r0, #65536
 1419 030e F5D3     		bcc	.L85
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1420              		.loc 1 1098 0
 1421 0310 84F84490 		strb	r9, [r4, #68]
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1422              		.loc 1 1101 0
 1423 0314 84F84560 		strb	r6, [r4, #69]
 1424              	.LVL186:
 1425              	.L84:
 1426              	.LBE112:
 1427              	.LBE115:
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1428              		.loc 1 345 0
 1429 0318 FFF7FEFF 		bl	HAL_GetTick
 1430              	.LVL187:
 1431 031c 41F28833 		movw	r3, #5000
 1432 0320 A0EB0800 		sub	r0, r0, r8
 1433 0324 9842     		cmp	r0, r3
 1434 0326 A9D8     		bhi	.L136
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1435              		.loc 1 361 0
 1436 0328 A906     		lsls	r1, r5, #26
 1437 032a BDD5     		bpl	.L83
 1438              	.LVL188:
 1439              	.LBB116:
 1440              	.LBB117:
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1441              		.loc 1 1067 0
 1442 032c 94F84430 		ldrb	r3, [r4, #68]	@ zero_extendqisi2
 1443 0330 822B     		cmp	r3, #130
 1444 0332 3FF4D8AE 		beq	.L95
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1445              		.loc 1 1075 0
 1446 0336 2068     		ldr	r0, [r4]
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1447              		.loc 1 1072 0
 1448 0338 8221     		movs	r1, #130
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1449              		.loc 1 1081 0
 1450 033a 238A     		ldrh	r3, [r4, #16]
 1451 033c 40F20142 		movw	r2, #1025
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1452              		.loc 1 1072 0
 1453 0340 84F84410 		strb	r1, [r4, #68]
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1454              		.loc 1 1075 0
 1455 0344 0169     		ldr	r1, [r0, #16]
 1456              	.LVL189:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1457              		.loc 1 1081 0
 1458 0346 DB02     		lsls	r3, r3, #11
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1459              		.loc 1 1078 0
 1460 0348 01F01C01 		and	r1, r1, #28
 1461              	.LVL190:
ARM GAS  /tmp/ccGEq9Vx.s 			page 65


1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 1462              		.loc 1 1081 0
 1463 034c 9BB2     		uxth	r3, r3
 1464 034e 0A43     		orrs	r2, r2, r1
 1465              	.LVL191:
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1466              		.loc 1 1084 0
 1467 0350 1343     		orrs	r3, r3, r2
 1468              	.LVL192:
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1469              		.loc 1 1087 0
 1470 0352 0361     		str	r3, [r0, #16]
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1471              		.loc 1 1090 0
 1472 0354 FFF7FEFF 		bl	HAL_GetTick
 1473              	.LVL193:
 1474 0358 0546     		mov	r5, r0
 1475              	.LVL194:
 1476 035a 04E0     		b	.L90
 1477              	.LVL195:
 1478              	.L89:
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1479              		.loc 1 1106 0
 1480 035c 2268     		ldr	r2, [r4]
 1481 035e 1369     		ldr	r3, [r2, #16]
 1482              	.LVL196:
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1483              		.loc 1 1093 0
 1484 0360 13F00103 		ands	r3, r3, #1
 1485              	.LVL197:
 1486 0364 0BD0     		beq	.L147
 1487              	.L90:
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1488              		.loc 1 1096 0
 1489 0366 FFF7FEFF 		bl	HAL_GetTick
 1490              	.LVL198:
 1491 036a 401B     		subs	r0, r0, r5
 1492 036c B0F5803F 		cmp	r0, #65536
 1493 0370 F4D3     		bcc	.L89
 1494 0372 B2E6     		b	.L137
 1495              	.LVL199:
 1496              	.L146:
 1497              	.LBE117:
 1498              	.LBE116:
 1499              	.LBB124:
 1500              	.LBB113:
 1501              	.LBB110:
 1502              	.LBB111:
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1503              		.loc 1 1110 0
 1504 0374 5D69     		ldr	r5, [r3, #20]
 1505              	.LVL200:
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1506              		.loc 1 1113 0
 1507 0376 84F84490 		strb	r9, [r4, #68]
 1508 037a ADB2     		uxth	r5, r5
 1509              	.LVL201:
ARM GAS  /tmp/ccGEq9Vx.s 			page 66


 1510 037c CCE7     		b	.L84
 1511              	.LVL202:
 1512              	.L147:
 1513              	.LBE111:
 1514              	.LBE110:
 1515              	.LBE113:
 1516              	.LBE124:
 1517              	.LBB125:
 1518              	.LBB122:
 1519              	.LBB118:
 1520              	.LBB119:
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1521              		.loc 1 1110 0
 1522 037e 5269     		ldr	r2, [r2, #20]
 1523              	.LVL203:
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1524              		.loc 1 1113 0
 1525 0380 0120     		movs	r0, #1
 1526              	.LBE119:
 1527              	.LBE118:
 1528              	.LBE122:
 1529              	.LBE125:
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1530              		.loc 1 383 0
 1531 0382 12F00401 		ands	r1, r2, #4
 1532              	.LBB126:
 1533              	.LBB123:
 1534              	.LBB121:
 1535              	.LBB120:
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1536              		.loc 1 1113 0
 1537 0386 84F84400 		strb	r0, [r4, #68]
 1538              	.LVL204:
 1539              	.LBE120:
 1540              	.LBE121:
 1541              	.LBE123:
 1542              	.LBE126:
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1543              		.loc 1 383 0
 1544 038a 18BF     		it	ne
 1545 038c 4FF40061 		movne	r1, #2048
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {  
 1546              		.loc 1 391 0
 1547 0390 9207     		lsls	r2, r2, #30
 1548              	.LVL205:
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1549              		.loc 1 399 0
 1550 0392 58BF     		it	pl
 1551 0394 4FF48043 		movpl	r3, #16384
 1552 0398 E160     		str	r1, [r4, #12]
 1553 039a A360     		str	r3, [r4, #8]
 1554 039c 65E7     		b	.L94
 1555              		.cfi_endproc
 1556              	.LFE138:
 1558 039e 00BF     		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1559              		.align	1
 1560              		.p2align 2,,3
ARM GAS  /tmp/ccGEq9Vx.s 			page 67


 1561              		.weak	HAL_ETH_MspDeInit
 1562              		.syntax unified
 1563              		.thumb
 1564              		.thumb_func
 1565              		.fpu fpv4-sp-d16
 1567              	HAL_ETH_MspDeInit:
 1568              	.LFB173:
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 0
 1571              		@ frame_needed = 0, uses_anonymous_args = 0
 1572              		@ link register save eliminated.
 1573 0000 7047     		bx	lr
 1574              		.cfi_endproc
 1575              	.LFE173:
 1577 0002 00BF     		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1578              		.align	1
 1579              		.p2align 2,,3
 1580              		.global	HAL_ETH_DeInit
 1581              		.syntax unified
 1582              		.thumb
 1583              		.thumb_func
 1584              		.fpu fpv4-sp-d16
 1586              	HAL_ETH_DeInit:
 1587              	.LFB139:
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1588              		.loc 1 446 0
 1589              		.cfi_startproc
 1590              		@ args = 0, pretend = 0, frame = 0
 1591              		@ frame_needed = 0, uses_anonymous_args = 0
 1592              	.LVL206:
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1593              		.loc 1 448 0
 1594 0000 0223     		movs	r3, #2
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1595              		.loc 1 446 0
 1596 0002 10B5     		push	{r4, lr}
 1597              	.LCFI10:
 1598              		.cfi_def_cfa_offset 8
 1599              		.cfi_offset 4, -8
 1600              		.cfi_offset 14, -4
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1601              		.loc 1 448 0
 1602 0004 80F84430 		strb	r3, [r0, #68]
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1603              		.loc 1 446 0
 1604 0008 0446     		mov	r4, r0
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1605              		.loc 1 451 0
 1606 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1607              	.LVL207:
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1608              		.loc 1 454 0
 1609 000e 0023     		movs	r3, #0
 1610 0010 84F84430 		strb	r3, [r4, #68]
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1611              		.loc 1 461 0
 1612 0014 1846     		mov	r0, r3
ARM GAS  /tmp/ccGEq9Vx.s 			page 68


 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1613              		.loc 1 457 0
 1614 0016 84F84530 		strb	r3, [r4, #69]
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1615              		.loc 1 461 0
 1616 001a 10BD     		pop	{r4, pc}
 1617              		.cfi_endproc
 1618              	.LFE139:
 1620              		.section	.text.HAL_ETH_TransmitFrame,"ax",%progbits
 1621              		.align	1
 1622              		.p2align 2,,3
 1623              		.global	HAL_ETH_TransmitFrame
 1624              		.syntax unified
 1625              		.thumb
 1626              		.thumb_func
 1627              		.fpu fpv4-sp-d16
 1629              	HAL_ETH_TransmitFrame:
 1630              	.LFB144:
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t bufcount = 0, size = 0, i = 0;
 1631              		.loc 1 667 0
 1632              		.cfi_startproc
 1633              		@ args = 0, pretend = 0, frame = 0
 1634              		@ frame_needed = 0, uses_anonymous_args = 0
 1635              		@ link register save eliminated.
 1636              	.LVL208:
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1637              		.loc 1 671 0
 1638 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1639 0004 012B     		cmp	r3, #1
 1640 0006 65D0     		beq	.L165
 1641 0008 0246     		mov	r2, r0
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1642              		.loc 1 674 0 discriminator 2
 1643 000a 0223     		movs	r3, #2
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1644              		.loc 1 671 0 discriminator 2
 1645 000c 0120     		movs	r0, #1
 1646              	.LVL209:
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1647              		.loc 1 674 0 discriminator 2
 1648 000e 82F84430 		strb	r3, [r2, #68]
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1649              		.loc 1 671 0 discriminator 2
 1650 0012 82F84500 		strb	r0, [r2, #69]
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1651              		.loc 1 676 0 discriminator 2
 1652 0016 0029     		cmp	r1, #0
 1653 0018 33D0     		beq	.L174
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {  
 1654              		.loc 1 688 0
 1655 001a D36A     		ldr	r3, [r2, #44]
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t bufcount = 0, size = 0, i = 0;
 1656              		.loc 1 667 0
 1657 001c F0B4     		push	{r4, r5, r6, r7}
 1658              	.LCFI11:
 1659              		.cfi_def_cfa_offset 16
 1660              		.cfi_offset 4, -16
ARM GAS  /tmp/ccGEq9Vx.s 			page 69


 1661              		.cfi_offset 5, -12
 1662              		.cfi_offset 6, -8
 1663              		.cfi_offset 7, -4
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {  
 1664              		.loc 1 688 0
 1665 001e 1C68     		ldr	r4, [r3]
 1666 0020 002C     		cmp	r4, #0
 1667 0022 59DB     		blt	.L175
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1668              		.loc 1 700 0
 1669 0024 40F2F450 		movw	r0, #1524
 1670 0028 8142     		cmp	r1, r0
 1671 002a 31D9     		bls	.L157
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE) 
 1672              		.loc 1 702 0
 1673 002c 314D     		ldr	r5, .L177
 1674 002e A5FB0145 		umull	r4, r5, r5, r1
 1675 0032 AD0A     		lsrs	r5, r5, #10
 1676              	.LVL210:
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1677              		.loc 1 703 0
 1678 0034 00FB1510 		mls	r0, r0, r5, r1
 1679 0038 40B3     		cbz	r0, .L158
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1680              		.loc 1 705 0
 1681 003a 0135     		adds	r5, r5, #1
 1682              	.LVL211:
 1683              	.L159:
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1684              		.loc 1 743 0
 1685 003c 01F2F451 		addw	r1, r1, #1524
 1686              	.LVL212:
 1687 0040 2D4C     		ldr	r4, .L177+4
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1688              		.loc 1 744 0
 1689 0042 0020     		movs	r0, #0
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1690              		.loc 1 737 0
 1691 0044 40F2F456 		movw	r6, #1524
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1692              		.loc 1 743 0
 1693 0048 04FB0511 		mla	r1, r4, r5, r1
 1694              	.LVL213:
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1695              		.loc 1 739 0
 1696 004c 6F1E     		subs	r7, r5, #1
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1697              		.loc 1 744 0
 1698 004e C1F30C01 		ubfx	r1, r1, #0, #13
 1699              	.LVL214:
 1700              	.L163:
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1701              		.loc 1 728 0
 1702 0052 1C68     		ldr	r4, [r3]
 1703 0054 24F04054 		bic	r4, r4, #805306368
 1704 0058 1C60     		str	r4, [r3]
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
ARM GAS  /tmp/ccGEq9Vx.s 			page 70


 1705              		.loc 1 730 0
 1706 005a 0028     		cmp	r0, #0
 1707 005c 44D0     		beq	.L176
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1708              		.loc 1 739 0
 1709 005e 8742     		cmp	r7, r0
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1710              		.loc 1 737 0
 1711 0060 5E60     		str	r6, [r3, #4]
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1712              		.loc 1 739 0
 1713 0062 04D1     		bne	.L162
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 1714              		.loc 1 742 0
 1715 0064 1C68     		ldr	r4, [r3]
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1716              		.loc 1 744 0
 1717 0066 5960     		str	r1, [r3, #4]
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 1718              		.loc 1 742 0
 1719 0068 44F00054 		orr	r4, r4, #536870912
 1720 006c 1C60     		str	r4, [r3]
 1721              	.LVL215:
 1722              	.L162:
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 1723              		.loc 1 748 0 discriminator 2
 1724 006e 1C68     		ldr	r4, [r3]
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1725              		.loc 1 725 0 discriminator 2
 1726 0070 0130     		adds	r0, r0, #1
 1727              	.LVL216:
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 1728              		.loc 1 748 0 discriminator 2
 1729 0072 44F00044 		orr	r4, r4, #-2147483648
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1730              		.loc 1 725 0 discriminator 2
 1731 0076 A842     		cmp	r0, r5
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 1732              		.loc 1 748 0 discriminator 2
 1733 0078 1C60     		str	r4, [r3]
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1734              		.loc 1 750 0 discriminator 2
 1735 007a DB68     		ldr	r3, [r3, #12]
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1736              		.loc 1 725 0 discriminator 2
 1737 007c E9D1     		bne	.L163
 1738 007e D362     		str	r3, [r2, #44]
 1739 0080 13E0     		b	.L160
 1740              	.LVL217:
 1741              	.L174:
 1742              	.LCFI12:
 1743              		.cfi_def_cfa_offset 0
 1744              		.cfi_restore 4
 1745              		.cfi_restore 5
 1746              		.cfi_restore 6
 1747              		.cfi_restore 7
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
ARM GAS  /tmp/ccGEq9Vx.s 			page 71


 1748              		.loc 1 679 0
 1749 0082 82F84400 		strb	r0, [r2, #68]
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1750              		.loc 1 682 0
 1751 0086 82F84510 		strb	r1, [r2, #69]
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }  
 1752              		.loc 1 684 0
 1753 008a 7047     		bx	lr
 1754              	.LVL218:
 1755              	.L158:
 1756              	.LCFI13:
 1757              		.cfi_def_cfa_offset 16
 1758              		.cfi_offset 4, -16
 1759              		.cfi_offset 5, -12
 1760              		.cfi_offset 6, -8
 1761              		.cfi_offset 7, -4
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1762              		.loc 1 712 0
 1763 008c 012D     		cmp	r5, #1
 1764 008e D5D1     		bne	.L159
 1765              	.LVL219:
 1766              	.L157:
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set frame size */
 1767              		.loc 1 715 0
 1768 0090 1868     		ldr	r0, [r3]
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1769              		.loc 1 717 0
 1770 0092 C1F30C01 		ubfx	r1, r1, #0, #13
 1771              	.LVL220:
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1772              		.loc 1 721 0
 1773 0096 DC68     		ldr	r4, [r3, #12]
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set frame size */
 1774              		.loc 1 715 0
 1775 0098 40F04050 		orr	r0, r0, #805306368
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1776              		.loc 1 717 0
 1777 009c 5960     		str	r1, [r3, #4]
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set frame size */
 1778              		.loc 1 715 0
 1779 009e 1860     		str	r0, [r3]
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Point to next descriptor */
 1780              		.loc 1 719 0
 1781 00a0 1968     		ldr	r1, [r3]
 1782 00a2 41F00041 		orr	r1, r1, #-2147483648
 1783 00a6 1960     		str	r1, [r3]
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1784              		.loc 1 721 0
 1785 00a8 D462     		str	r4, [r2, #44]
 1786              	.LVL221:
 1787              	.L160:
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1788              		.loc 1 755 0
 1789 00aa 1368     		ldr	r3, [r2]
 1790 00ac 41F21401 		movw	r1, #4116
 1791 00b0 5858     		ldr	r0, [r3, r1]
 1792 00b2 4007     		lsls	r0, r0, #29
ARM GAS  /tmp/ccGEq9Vx.s 			page 72


 1793 00b4 05D5     		bpl	.L164
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Resume DMA transmission*/
 1794              		.loc 1 758 0
 1795 00b6 0425     		movs	r5, #4
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1796              		.loc 1 760 0
 1797 00b8 41F20400 		movw	r0, #4100
 1798 00bc 0024     		movs	r4, #0
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Resume DMA transmission*/
 1799              		.loc 1 758 0
 1800 00be 5D50     		str	r5, [r3, r1]
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1801              		.loc 1 760 0
 1802 00c0 1C50     		str	r4, [r3, r0]
 1803              	.L164:
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1804              		.loc 1 767 0
 1805 00c2 0023     		movs	r3, #0
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1806              		.loc 1 764 0
 1807 00c4 0121     		movs	r1, #1
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1808              		.loc 1 770 0
 1809 00c6 1846     		mov	r0, r3
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1810              		.loc 1 764 0
 1811 00c8 82F84410 		strb	r1, [r2, #68]
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1812              		.loc 1 767 0
 1813 00cc 82F84530 		strb	r3, [r2, #69]
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1814              		.loc 1 771 0
 1815 00d0 F0BC     		pop	{r4, r5, r6, r7}
 1816              	.LCFI14:
 1817              		.cfi_restore 7
 1818              		.cfi_restore 6
 1819              		.cfi_restore 5
 1820              		.cfi_restore 4
 1821              		.cfi_def_cfa_offset 0
 1822 00d2 7047     		bx	lr
 1823              	.LVL222:
 1824              	.L165:
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1825              		.loc 1 671 0
 1826 00d4 0220     		movs	r0, #2
 1827              	.LVL223:
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1828              		.loc 1 771 0
 1829 00d6 7047     		bx	lr
 1830              	.LVL224:
 1831              	.L175:
 1832              	.LCFI15:
 1833              		.cfi_def_cfa_offset 16
 1834              		.cfi_offset 4, -16
 1835              		.cfi_offset 5, -12
 1836              		.cfi_offset 6, -8
 1837              		.cfi_offset 7, -4
ARM GAS  /tmp/ccGEq9Vx.s 			page 73


 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1838              		.loc 1 691 0
 1839 00d8 1221     		movs	r1, #18
 1840              	.LVL225:
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1841              		.loc 1 694 0
 1842 00da 0023     		movs	r3, #0
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1843              		.loc 1 691 0
 1844 00dc 82F84410 		strb	r1, [r2, #68]
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 1845              		.loc 1 694 0
 1846 00e0 82F84530 		strb	r3, [r2, #69]
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1847              		.loc 1 771 0
 1848 00e4 F0BC     		pop	{r4, r5, r6, r7}
 1849              	.LCFI16:
 1850              		.cfi_remember_state
 1851              		.cfi_restore 7
 1852              		.cfi_restore 6
 1853              		.cfi_restore 5
 1854              		.cfi_restore 4
 1855              		.cfi_def_cfa_offset 0
 1856 00e6 7047     		bx	lr
 1857              	.LVL226:
 1858              	.L176:
 1859              	.LCFI17:
 1860              		.cfi_restore_state
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1861              		.loc 1 733 0
 1862 00e8 1C68     		ldr	r4, [r3]
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1863              		.loc 1 737 0
 1864 00ea 5E60     		str	r6, [r3, #4]
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 1865              		.loc 1 733 0
 1866 00ec 44F08054 		orr	r4, r4, #268435456
 1867 00f0 1C60     		str	r4, [r3]
 1868 00f2 BCE7     		b	.L162
 1869              	.L178:
 1870              		.align	2
 1871              	.L177:
 1872 00f4 0BB002AC 		.word	-1409110005
 1873 00f8 0CFAFFFF 		.word	-1524
 1874              		.cfi_endproc
 1875              	.LFE144:
 1877              		.section	.text.HAL_ETH_GetReceivedFrame,"ax",%progbits
 1878              		.align	1
 1879              		.p2align 2,,3
 1880              		.global	HAL_ETH_GetReceivedFrame
 1881              		.syntax unified
 1882              		.thumb
 1883              		.thumb_func
 1884              		.fpu fpv4-sp-d16
 1886              	HAL_ETH_GetReceivedFrame:
 1887              	.LFB145:
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t framelength = 0;
ARM GAS  /tmp/ccGEq9Vx.s 			page 74


 1888              		.loc 1 780 0
 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 0
 1891              		@ frame_needed = 0, uses_anonymous_args = 0
 1892              		@ link register save eliminated.
 1893              	.LVL227:
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1894              		.loc 1 784 0
 1895 0000 90F84520 		ldrb	r2, [r0, #69]	@ zero_extendqisi2
 1896 0004 012A     		cmp	r2, #1
 1897 0006 3FD0     		beq	.L186
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1898              		.loc 1 791 0 discriminator 2
 1899 0008 826A     		ldr	r2, [r0, #40]
 1900 000a 0346     		mov	r3, r0
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1901              		.loc 1 787 0 discriminator 2
 1902 000c 0221     		movs	r1, #2
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1903              		.loc 1 784 0 discriminator 2
 1904 000e 0120     		movs	r0, #1
 1905              	.LVL228:
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t framelength = 0;
 1906              		.loc 1 780 0 discriminator 2
 1907 0010 70B4     		push	{r4, r5, r6}
 1908              	.LCFI18:
 1909              		.cfi_def_cfa_offset 12
 1910              		.cfi_offset 4, -12
 1911              		.cfi_offset 5, -8
 1912              		.cfi_offset 6, -4
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1913              		.loc 1 787 0 discriminator 2
 1914 0012 83F84410 		strb	r1, [r3, #68]
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1915              		.loc 1 791 0 discriminator 2
 1916 0016 1168     		ldr	r1, [r2]
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1917              		.loc 1 784 0 discriminator 2
 1918 0018 83F84500 		strb	r0, [r3, #69]
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1919              		.loc 1 791 0 discriminator 2
 1920 001c 0029     		cmp	r1, #0
 1921 001e 23DB     		blt	.L181
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1922              		.loc 1 794 0
 1923 0020 1168     		ldr	r1, [r2]
 1924 0022 D468     		ldr	r4, [r2, #12]
 1925 0024 11F48071 		ands	r1, r1, #256
 1926 0028 17D0     		beq	.L182
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1927              		.loc 1 797 0
 1928 002a 996B     		ldr	r1, [r3, #56]
 1929 002c 0144     		add	r1, r1, r0
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1930              		.loc 1 800 0
 1931 002e 8142     		cmp	r1, r0
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
ARM GAS  /tmp/ccGEq9Vx.s 			page 75


 1932              		.loc 1 797 0
 1933 0030 9963     		str	r1, [r3, #56]
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 1934              		.loc 1 800 0
 1935 0032 26D0     		beq	.L183
 1936 0034 1D6B     		ldr	r5, [r3, #48]
 1937              	.L184:
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1938              		.loc 1 808 0
 1939 0036 1168     		ldr	r1, [r2]
 1940              	.LVL229:
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1941              		.loc 1 817 0
 1942 0038 0120     		movs	r0, #1
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 1943              		.loc 1 812 0
 1944 003a AE68     		ldr	r6, [r5, #8]
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1945              		.loc 1 820 0
 1946 003c 0025     		movs	r5, #0
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1947              		.loc 1 808 0
 1948 003e C1F30D41 		ubfx	r1, r1, #16, #14
 1949              	.LVL230:
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1950              		.loc 1 814 0
 1951 0042 9C62     		str	r4, [r3, #40]
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* point to next descriptor */
 1952              		.loc 1 812 0
 1953 0044 1E64     		str	r6, [r3, #64]
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1954              		.loc 1 808 0
 1955 0046 0439     		subs	r1, r1, #4
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1956              		.loc 1 817 0
 1957 0048 83F84400 		strb	r0, [r3, #68]
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1958              		.loc 1 820 0
 1959 004c 83F84550 		strb	r5, [r3, #69]
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1960              		.loc 1 823 0
 1961 0050 2846     		mov	r0, r5
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1962              		.loc 1 805 0
 1963 0052 5A63     		str	r2, [r3, #52]
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 1964              		.loc 1 809 0
 1965 0054 D963     		str	r1, [r3, #60]
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1966              		.loc 1 851 0
 1967 0056 70BC     		pop	{r4, r5, r6}
 1968              	.LCFI19:
 1969              		.cfi_remember_state
 1970              		.cfi_restore 6
 1971              		.cfi_restore 5
 1972              		.cfi_restore 4
 1973              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 76


 1974 0058 7047     		bx	lr
 1975              	.LVL231:
 1976              	.L182:
 1977              	.LCFI20:
 1978              		.cfi_restore_state
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1979              		.loc 1 826 0
 1980 005a 1568     		ldr	r5, [r2]
 1981 005c AD05     		lsls	r5, r5, #22
 1982 005e 0BD4     		bmi	.L191
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 1983              		.loc 1 837 0
 1984 0060 9A6B     		ldr	r2, [r3, #56]
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     } 
 1985              		.loc 1 839 0
 1986 0062 9C62     		str	r4, [r3, #40]
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 1987              		.loc 1 837 0
 1988 0064 0132     		adds	r2, r2, #1
 1989 0066 9A63     		str	r2, [r3, #56]
 1990              	.L181:
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1991              		.loc 1 844 0
 1992 0068 0120     		movs	r0, #1
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1993              		.loc 1 847 0
 1994 006a 0022     		movs	r2, #0
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1995              		.loc 1 844 0
 1996 006c 83F84400 		strb	r0, [r3, #68]
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 1997              		.loc 1 847 0
 1998 0070 83F84520 		strb	r2, [r3, #69]
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1999              		.loc 1 851 0
 2000 0074 70BC     		pop	{r4, r5, r6}
 2001              	.LCFI21:
 2002              		.cfi_remember_state
 2003              		.cfi_restore 6
 2004              		.cfi_restore 5
 2005              		.cfi_restore 4
 2006              		.cfi_def_cfa_offset 0
 2007 0076 7047     		bx	lr
 2008              	.L191:
 2009              	.LCFI22:
 2010              		.cfi_restore_state
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1;
 2011              		.loc 1 829 0
 2012 0078 C3E90C21 		strd	r2, r1, [r3, #48]
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 2013              		.loc 1 830 0
 2014 007c 9863     		str	r0, [r3, #56]
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2015              		.loc 1 832 0
 2016 007e 9C62     		str	r4, [r3, #40]
 2017 0080 F2E7     		b	.L181
 2018              	.L183:
ARM GAS  /tmp/ccGEq9Vx.s 			page 77


 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2019              		.loc 1 802 0
 2020 0082 1546     		mov	r5, r2
 2021 0084 1A63     		str	r2, [r3, #48]
 2022 0086 D6E7     		b	.L184
 2023              	.LVL232:
 2024              	.L186:
 2025              	.LCFI23:
 2026              		.cfi_def_cfa_offset 0
 2027              		.cfi_restore 4
 2028              		.cfi_restore 5
 2029              		.cfi_restore 6
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2030              		.loc 1 784 0
 2031 0088 0220     		movs	r0, #2
 2032              	.LVL233:
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2033              		.loc 1 851 0
 2034 008a 7047     		bx	lr
 2035              		.cfi_endproc
 2036              	.LFE145:
 2038              		.section	.text.HAL_ETH_GetReceivedFrame_IT,"ax",%progbits
 2039              		.align	1
 2040              		.p2align 2,,3
 2041              		.global	HAL_ETH_GetReceivedFrame_IT
 2042              		.syntax unified
 2043              		.thumb
 2044              		.thumb_func
 2045              		.fpu fpv4-sp-d16
 2047              	HAL_ETH_GetReceivedFrame_IT:
 2048              	.LFB146:
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descriptorscancounter = 0;
 2049              		.loc 1 860 0
 2050              		.cfi_startproc
 2051              		@ args = 0, pretend = 0, frame = 0
 2052              		@ frame_needed = 0, uses_anonymous_args = 0
 2053              		@ link register save eliminated.
 2054              	.LVL234:
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2055              		.loc 1 864 0
 2056 0000 90F84520 		ldrb	r2, [r0, #69]	@ zero_extendqisi2
 2057 0004 012A     		cmp	r2, #1
 2058 0006 32D0     		beq	.L202
 2059 0008 826A     		ldr	r2, [r0, #40]
 2060 000a 0346     		mov	r3, r0
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2061              		.loc 1 864 0 is_stmt 0 discriminator 2
 2062 000c 0121     		movs	r1, #1
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2063              		.loc 1 861 0 is_stmt 1 discriminator 2
 2064 000e 0020     		movs	r0, #0
 2065              	.LVL235:
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descriptorscancounter = 0;
 2066              		.loc 1 860 0 discriminator 2
 2067 0010 70B4     		push	{r4, r5, r6}
 2068              	.LCFI24:
 2069              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccGEq9Vx.s 			page 78


 2070              		.cfi_offset 4, -12
 2071              		.cfi_offset 5, -8
 2072              		.cfi_offset 6, -4
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2073              		.loc 1 867 0 discriminator 2
 2074 0012 0224     		movs	r4, #2
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2075              		.loc 1 864 0 discriminator 2
 2076 0014 83F84510 		strb	r1, [r3, #69]
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 2077              		.loc 1 880 0 discriminator 2
 2078 0018 0D46     		mov	r5, r1
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2079              		.loc 1 867 0 discriminator 2
 2080 001a 83F84440 		strb	r4, [r3, #68]
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2081              		.loc 1 870 0 discriminator 2
 2082 001e 1168     		ldr	r1, [r2]
 2083 0020 0029     		cmp	r1, #0
 2084 0022 17DB     		blt	.L203
 2085              	.L212:
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2086              		.loc 1 870 0 is_stmt 0
 2087 0024 0428     		cmp	r0, #4
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2088              		.loc 1 873 0 is_stmt 1
 2089 0026 00F10100 		add	r0, r0, #1
 2090              	.LVL236:
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2091              		.loc 1 870 0
 2092 002a 13D0     		beq	.L203
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     { 
 2093              		.loc 1 877 0
 2094 002c 1168     		ldr	r1, [r2]
 2095 002e D468     		ldr	r4, [r2, #12]
 2096 0030 01F44071 		and	r1, r1, #768
 2097 0034 B1F5007F 		cmp	r1, #512
 2098 0038 14D0     		beq	.L211
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2099              		.loc 1 886 0
 2100 003a 1668     		ldr	r6, [r2]
 2101 003c 996B     		ldr	r1, [r3, #56]
 2102 003e 16F4407F 		tst	r6, #768
 2103 0042 01F10101 		add	r1, r1, #1
 2104 0046 14D1     		bne	.L197
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2105              		.loc 1 905 0
 2106 0048 2246     		mov	r2, r4
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 2107              		.loc 1 889 0
 2108 004a 9963     		str	r1, [r3, #56]
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2109              		.loc 1 891 0
 2110 004c 9C62     		str	r4, [r3, #40]
 2111              	.L213:
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2112              		.loc 1 870 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 79


 2113 004e 1168     		ldr	r1, [r2]
 2114 0050 0029     		cmp	r1, #0
 2115 0052 E7DA     		bge	.L212
 2116              	.L203:
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2117              		.loc 1 929 0
 2118 0054 0120     		movs	r0, #1
 2119              	.LVL237:
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2120              		.loc 1 932 0
 2121 0056 0022     		movs	r2, #0
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2122              		.loc 1 929 0
 2123 0058 83F84400 		strb	r0, [r3, #68]
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2124              		.loc 1 932 0
 2125 005c 83F84520 		strb	r2, [r3, #69]
 2126              	.L193:
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2127              		.loc 1 936 0
 2128 0060 70BC     		pop	{r4, r5, r6}
 2129              	.LCFI25:
 2130              		.cfi_remember_state
 2131              		.cfi_restore 6
 2132              		.cfi_restore 5
 2133              		.cfi_restore 4
 2134              		.cfi_def_cfa_offset 0
 2135 0062 7047     		bx	lr
 2136              	.LVL238:
 2137              	.L211:
 2138              	.LCFI26:
 2139              		.cfi_restore_state
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1;   
 2140              		.loc 1 879 0
 2141 0064 1A63     		str	r2, [r3, #48]
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2142              		.loc 1 905 0
 2143 0066 2246     		mov	r2, r4
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Point to next descriptor */
 2144              		.loc 1 880 0
 2145 0068 9D63     		str	r5, [r3, #56]
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2146              		.loc 1 882 0
 2147 006a 9C62     		str	r4, [r3, #40]
 2148 006c EFE7     		b	.L213
 2149              	.LVL239:
 2150              	.L202:
 2151              	.LCFI27:
 2152              		.cfi_def_cfa_offset 0
 2153              		.cfi_restore 4
 2154              		.cfi_restore 5
 2155              		.cfi_restore 6
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2156              		.loc 1 864 0
 2157 006e 0220     		movs	r0, #2
 2158              	.LVL240:
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccGEq9Vx.s 			page 80


 2159              		.loc 1 936 0
 2160 0070 7047     		bx	lr
 2161              	.LVL241:
 2162              	.L197:
 2163              	.LCFI28:
 2164              		.cfi_def_cfa_offset 12
 2165              		.cfi_offset 4, -12
 2166              		.cfi_offset 5, -8
 2167              		.cfi_offset 6, -4
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2168              		.loc 1 903 0
 2169 0072 0129     		cmp	r1, #1
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2170              		.loc 1 900 0
 2171 0074 C3E90D21 		strd	r2, r1, [r3, #52]
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2172              		.loc 1 903 0
 2173 0078 10D0     		beq	.L198
 2174 007a 196B     		ldr	r1, [r3, #48]
 2175              	.L199:
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2176              		.loc 1 909 0
 2177 007c 1268     		ldr	r2, [r2]
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2178              		.loc 1 918 0
 2179 007e 0125     		movs	r5, #1
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2180              		.loc 1 912 0
 2181 0080 8868     		ldr	r0, [r1, #8]
 2182              	.LVL242:
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2183              		.loc 1 921 0
 2184 0082 0021     		movs	r1, #0
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2185              		.loc 1 909 0
 2186 0084 C2F30D42 		ubfx	r2, r2, #16, #14
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2187              		.loc 1 915 0
 2188 0088 9C62     		str	r4, [r3, #40]
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2189              		.loc 1 912 0
 2190 008a 1864     		str	r0, [r3, #64]
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2191              		.loc 1 924 0
 2192 008c 0846     		mov	r0, r1
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2193              		.loc 1 909 0
 2194 008e 043A     		subs	r2, r2, #4
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2195              		.loc 1 918 0
 2196 0090 83F84450 		strb	r5, [r3, #68]
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2197              		.loc 1 921 0
 2198 0094 83F84510 		strb	r1, [r3, #69]
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       
 2199              		.loc 1 909 0
 2200 0098 DA63     		str	r2, [r3, #60]
ARM GAS  /tmp/ccGEq9Vx.s 			page 81


 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2201              		.loc 1 924 0
 2202 009a E1E7     		b	.L193
 2203              	.LVL243:
 2204              	.L198:
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2205              		.loc 1 905 0
 2206 009c 1146     		mov	r1, r2
 2207 009e 1A63     		str	r2, [r3, #48]
 2208 00a0 ECE7     		b	.L199
 2209              		.cfi_endproc
 2210              	.LFE146:
 2212 00a2 00BF     		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 2213              		.align	1
 2214              		.p2align 2,,3
 2215              		.weak	HAL_ETH_TxCpltCallback
 2216              		.syntax unified
 2217              		.thumb
 2218              		.thumb_func
 2219              		.fpu fpv4-sp-d16
 2221              	HAL_ETH_TxCpltCallback:
 2222              	.LFB175:
 2223              		.cfi_startproc
 2224              		@ args = 0, pretend = 0, frame = 0
 2225              		@ frame_needed = 0, uses_anonymous_args = 0
 2226              		@ link register save eliminated.
 2227 0000 7047     		bx	lr
 2228              		.cfi_endproc
 2229              	.LFE175:
 2231 0002 00BF     		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 2232              		.align	1
 2233              		.p2align 2,,3
 2234              		.weak	HAL_ETH_RxCpltCallback
 2235              		.syntax unified
 2236              		.thumb
 2237              		.thumb_func
 2238              		.fpu fpv4-sp-d16
 2240              	HAL_ETH_RxCpltCallback:
 2241              	.LFB177:
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 0
 2244              		@ frame_needed = 0, uses_anonymous_args = 0
 2245              		@ link register save eliminated.
 2246 0000 7047     		bx	lr
 2247              		.cfi_endproc
 2248              	.LFE177:
 2250 0002 00BF     		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 2251              		.align	1
 2252              		.p2align 2,,3
 2253              		.weak	HAL_ETH_ErrorCallback
 2254              		.syntax unified
 2255              		.thumb
 2256              		.thumb_func
 2257              		.fpu fpv4-sp-d16
 2259              	HAL_ETH_ErrorCallback:
 2260              	.LFB179:
 2261              		.cfi_startproc
ARM GAS  /tmp/ccGEq9Vx.s 			page 82


 2262              		@ args = 0, pretend = 0, frame = 0
 2263              		@ frame_needed = 0, uses_anonymous_args = 0
 2264              		@ link register save eliminated.
 2265 0000 7047     		bx	lr
 2266              		.cfi_endproc
 2267              	.LFE179:
 2269 0002 00BF     		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 2270              		.align	1
 2271              		.p2align 2,,3
 2272              		.global	HAL_ETH_IRQHandler
 2273              		.syntax unified
 2274              		.thumb
 2275              		.thumb_func
 2276              		.fpu fpv4-sp-d16
 2278              	HAL_ETH_IRQHandler:
 2279              	.LFB147:
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Frame received */
 2280              		.loc 1 945 0
 2281              		.cfi_startproc
 2282              		@ args = 0, pretend = 0, frame = 0
 2283              		@ frame_needed = 0, uses_anonymous_args = 0
 2284              	.LVL244:
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Frame received */
 2285              		.loc 1 945 0
 2286 0000 70B5     		push	{r4, r5, r6, lr}
 2287              	.LCFI29:
 2288              		.cfi_def_cfa_offset 16
 2289              		.cfi_offset 4, -16
 2290              		.cfi_offset 5, -12
 2291              		.cfi_offset 6, -8
 2292              		.cfi_offset 14, -4
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2293              		.loc 1 947 0
 2294 0002 0368     		ldr	r3, [r0]
 2295 0004 41F21406 		movw	r6, #4116
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Frame received */
 2296              		.loc 1 945 0
 2297 0008 0446     		mov	r4, r0
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2298              		.loc 1 947 0
 2299 000a 9D59     		ldr	r5, [r3, r6]
 2300 000c 15F04005 		ands	r5, r5, #64
 2301 0010 23D1     		bne	.L228
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2302              		.loc 1 963 0
 2303 0012 9A59     		ldr	r2, [r3, r6]
 2304 0014 D207     		lsls	r2, r2, #31
 2305 0016 16D4     		bmi	.L229
 2306              	.LVL245:
 2307              	.L219:
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2308              		.loc 1 979 0
 2309 0018 41F21405 		movw	r5, #4116
 2310 001c 4FF48032 		mov	r2, #65536
 2311 0020 5A51     		str	r2, [r3, r5]
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2312              		.loc 1 982 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 83


 2313 0022 5B59     		ldr	r3, [r3, r5]
 2314 0024 1B04     		lsls	r3, r3, #16
 2315 0026 00D4     		bmi	.L230
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2316              		.loc 1 996 0
 2317 0028 70BD     		pop	{r4, r5, r6, pc}
 2318              	.LVL246:
 2319              	.L230:
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2320              		.loc 1 985 0
 2321 002a 2046     		mov	r0, r4
 2322 002c FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 2323              	.LVL247:
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2324              		.loc 1 988 0
 2325 0030 2168     		ldr	r1, [r4]
 2326 0032 4FF40040 		mov	r0, #32768
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2327              		.loc 1 991 0
 2328 0036 0122     		movs	r2, #1
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2329              		.loc 1 994 0
 2330 0038 0023     		movs	r3, #0
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2331              		.loc 1 988 0
 2332 003a 4851     		str	r0, [r1, r5]
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2333              		.loc 1 991 0
 2334 003c 84F84420 		strb	r2, [r4, #68]
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2335              		.loc 1 994 0
 2336 0040 84F84530 		strb	r3, [r4, #69]
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2337              		.loc 1 996 0
 2338 0044 70BD     		pop	{r4, r5, r6, pc}
 2339              	.LVL248:
 2340              	.L229:
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2341              		.loc 1 966 0
 2342 0046 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 2343              	.LVL249:
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2344              		.loc 1 969 0
 2345 004a 0122     		movs	r2, #1
 2346 004c 2368     		ldr	r3, [r4]
 2347 004e 9A51     		str	r2, [r3, r6]
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2348              		.loc 1 972 0
 2349 0050 84F84420 		strb	r2, [r4, #68]
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2350              		.loc 1 975 0
 2351 0054 84F84550 		strb	r5, [r4, #69]
 2352 0058 DEE7     		b	.L219
 2353              	.LVL250:
 2354              	.L228:
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2355              		.loc 1 950 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 84


 2356 005a FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 2357              	.LVL251:
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2358              		.loc 1 953 0
 2359 005e 2368     		ldr	r3, [r4]
 2360 0060 4020     		movs	r0, #64
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2361              		.loc 1 956 0
 2362 0062 0121     		movs	r1, #1
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2363              		.loc 1 959 0
 2364 0064 0022     		movs	r2, #0
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2365              		.loc 1 953 0
 2366 0066 9851     		str	r0, [r3, r6]
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2367              		.loc 1 956 0
 2368 0068 84F84410 		strb	r1, [r4, #68]
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2369              		.loc 1 959 0
 2370 006c 84F84520 		strb	r2, [r4, #69]
 2371 0070 D2E7     		b	.L219
 2372              		.cfi_endproc
 2373              	.LFE147:
 2375 0072 00BF     		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 2376              		.align	1
 2377              		.p2align 2,,3
 2378              		.global	HAL_ETH_ReadPHYRegister
 2379              		.syntax unified
 2380              		.thumb
 2381              		.thumb_func
 2382              		.fpu fpv4-sp-d16
 2384              	HAL_ETH_ReadPHYRegister:
 2385              	.LFB151:
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;     
 2386              		.loc 1 1059 0
 2387              		.cfi_startproc
 2388              		@ args = 0, pretend = 0, frame = 0
 2389              		@ frame_needed = 0, uses_anonymous_args = 0
 2390              	.LVL252:
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2391              		.loc 1 1067 0
 2392 0000 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 2393 0004 822B     		cmp	r3, #130
 2394 0006 33D0     		beq	.L235
1082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode       
 2395              		.loc 1 1082 0
 2396 0008 8B01     		lsls	r3, r1, #6
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;     
 2397              		.loc 1 1059 0
 2398 000a 70B5     		push	{r4, r5, r6, lr}
 2399              	.LCFI30:
 2400              		.cfi_def_cfa_offset 16
 2401              		.cfi_offset 4, -16
 2402              		.cfi_offset 5, -12
 2403              		.cfi_offset 6, -8
 2404              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGEq9Vx.s 			page 85


 2405 000c 0446     		mov	r4, r0
 2406 000e 1546     		mov	r5, r2
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2407              		.loc 1 1075 0
 2408 0010 0068     		ldr	r0, [r0]
 2409              	.LVL253:
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2410              		.loc 1 1072 0
 2411 0012 8222     		movs	r2, #130
 2412              	.LVL254:
1082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode       
 2413              		.loc 1 1082 0
 2414 0014 03F4F863 		and	r3, r3, #1984
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2415              		.loc 1 1072 0
 2416 0018 84F84420 		strb	r2, [r4, #68]
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 2417              		.loc 1 1081 0
 2418 001c 228A     		ldrh	r2, [r4, #16]
 2419 001e 43F00103 		orr	r3, r3, #1
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2420              		.loc 1 1075 0
 2421 0022 0169     		ldr	r1, [r0, #16]
 2422              	.LVL255:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 2423              		.loc 1 1081 0
 2424 0024 D202     		lsls	r2, r2, #11
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2425              		.loc 1 1078 0
 2426 0026 01F01C01 		and	r1, r1, #28
 2427              	.LVL256:
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register add
 2428              		.loc 1 1081 0
 2429 002a 92B2     		uxth	r2, r2
 2430 002c 0B43     		orrs	r3, r3, r1
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2431              		.loc 1 1084 0
 2432 002e 1343     		orrs	r3, r3, r2
 2433              	.LVL257:
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2434              		.loc 1 1087 0
 2435 0030 0361     		str	r3, [r0, #16]
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2436              		.loc 1 1090 0
 2437 0032 FFF7FEFF 		bl	HAL_GetTick
 2438              	.LVL258:
 2439 0036 0646     		mov	r6, r0
 2440              	.LVL259:
 2441 0038 04E0     		b	.L234
 2442              	.LVL260:
 2443              	.L233:
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2444              		.loc 1 1106 0
 2445 003a 2268     		ldr	r2, [r4]
 2446 003c 1369     		ldr	r3, [r2, #16]
 2447              	.LVL261:
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
ARM GAS  /tmp/ccGEq9Vx.s 			page 86


 2448              		.loc 1 1093 0
 2449 003e 13F00103 		ands	r3, r3, #1
 2450              	.LVL262:
 2451 0042 0DD0     		beq	.L241
 2452              	.L234:
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2453              		.loc 1 1096 0
 2454 0044 FFF7FEFF 		bl	HAL_GetTick
 2455              	.LVL263:
 2456 0048 801B     		subs	r0, r0, r6
 2457 004a B0F5803F 		cmp	r0, #65536
 2458 004e F4D3     		bcc	.L233
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2459              		.loc 1 1098 0
 2460 0050 0122     		movs	r2, #1
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2461              		.loc 1 1101 0
 2462 0052 0023     		movs	r3, #0
1103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2463              		.loc 1 1103 0
 2464 0054 0320     		movs	r0, #3
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2465              		.loc 1 1098 0
 2466 0056 84F84420 		strb	r2, [r4, #68]
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2467              		.loc 1 1101 0
 2468 005a 84F84530 		strb	r3, [r4, #69]
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2469              		.loc 1 1117 0
 2470 005e 70BD     		pop	{r4, r5, r6, pc}
 2471              	.LVL264:
 2472              	.L241:
 2473              	.LBB129:
 2474              	.LBB130:
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2475              		.loc 1 1110 0
 2476 0060 5269     		ldr	r2, [r2, #20]
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2477              		.loc 1 1113 0
 2478 0062 0121     		movs	r1, #1
 2479 0064 1846     		mov	r0, r3
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2480              		.loc 1 1110 0
 2481 0066 92B2     		uxth	r2, r2
 2482 0068 2A60     		str	r2, [r5]
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2483              		.loc 1 1113 0
 2484 006a 84F84410 		strb	r1, [r4, #68]
 2485              	.LVL265:
 2486              	.LBE130:
 2487              	.LBE129:
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2488              		.loc 1 1117 0
 2489 006e 70BD     		pop	{r4, r5, r6, pc}
 2490              	.LVL266:
 2491              	.L235:
 2492              	.LCFI31:
ARM GAS  /tmp/ccGEq9Vx.s 			page 87


 2493              		.cfi_def_cfa_offset 0
 2494              		.cfi_restore 4
 2495              		.cfi_restore 5
 2496              		.cfi_restore 6
 2497              		.cfi_restore 14
1069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2498              		.loc 1 1069 0
 2499 0070 0220     		movs	r0, #2
 2500              	.LVL267:
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2501              		.loc 1 1117 0
 2502 0072 7047     		bx	lr
 2503              		.cfi_endproc
 2504              	.LFE151:
 2506              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 2507              		.align	1
 2508              		.p2align 2,,3
 2509              		.global	HAL_ETH_WritePHYRegister
 2510              		.syntax unified
 2511              		.thumb
 2512              		.thumb_func
 2513              		.fpu fpv4-sp-d16
 2515              	HAL_ETH_WritePHYRegister:
 2516              	.LFB152:
1131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
 2517              		.loc 1 1131 0
 2518              		.cfi_startproc
 2519              		@ args = 0, pretend = 0, frame = 0
 2520              		@ frame_needed = 0, uses_anonymous_args = 0
 2521              	.LVL268:
 2522 0000 38B5     		push	{r3, r4, r5, lr}
 2523              	.LCFI32:
 2524              		.cfi_def_cfa_offset 16
 2525              		.cfi_offset 3, -16
 2526              		.cfi_offset 4, -12
 2527              		.cfi_offset 5, -8
 2528              		.cfi_offset 14, -4
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2529              		.loc 1 1139 0
 2530 0002 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 2531 0006 422B     		cmp	r3, #66
 2532 0008 30D0     		beq	.L246
 2533 000a 0446     		mov	r4, r0
 2534              	.LVL269:
 2535              	.LBB133:
 2536              	.LBB134:
1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 2537              		.loc 1 1154 0
 2538 000c 8B01     		lsls	r3, r1, #6
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2539              		.loc 1 1147 0
 2540 000e 0068     		ldr	r0, [r0]
 2541              	.LVL270:
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2542              		.loc 1 1144 0
 2543 0010 4225     		movs	r5, #66
 2544 0012 91B2     		uxth	r1, r2
ARM GAS  /tmp/ccGEq9Vx.s 			page 88


 2545              	.LVL271:
1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 2546              		.loc 1 1154 0
 2547 0014 03F4F863 		and	r3, r3, #1984
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2548              		.loc 1 1144 0
 2549 0018 84F84450 		strb	r5, [r4, #68]
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 2550              		.loc 1 1153 0
 2551 001c 228A     		ldrh	r2, [r4, #16]
 2552              	.LVL272:
 2553 001e 43F00303 		orr	r3, r3, #3
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2554              		.loc 1 1147 0
 2555 0022 0569     		ldr	r5, [r0, #16]
 2556              	.LVL273:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 2557              		.loc 1 1153 0
 2558 0024 D202     		lsls	r2, r2, #11
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2559              		.loc 1 1159 0
 2560 0026 4161     		str	r1, [r0, #20]
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2561              		.loc 1 1150 0
 2562 0028 05F01C05 		and	r5, r5, #28
 2563              	.LVL274:
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register addre
 2564              		.loc 1 1153 0
 2565 002c 92B2     		uxth	r2, r2
 2566 002e 2B43     		orrs	r3, r3, r5
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2567              		.loc 1 1156 0
 2568 0030 1343     		orrs	r3, r3, r2
 2569              	.LVL275:
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2570              		.loc 1 1162 0
 2571 0032 0361     		str	r3, [r0, #16]
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2572              		.loc 1 1165 0
 2573 0034 FFF7FEFF 		bl	HAL_GetTick
 2574              	.LVL276:
 2575 0038 0546     		mov	r5, r0
 2576              	.LVL277:
 2577 003a 04E0     		b	.L245
 2578              	.LVL278:
 2579              	.L244:
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2580              		.loc 1 1181 0
 2581 003c 2368     		ldr	r3, [r4]
 2582 003e 1B69     		ldr	r3, [r3, #16]
 2583              	.LVL279:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2584              		.loc 1 1168 0
 2585 0040 13F00103 		ands	r3, r3, #1
 2586              	.LVL280:
 2587 0044 0DD0     		beq	.L249
 2588              	.L245:
ARM GAS  /tmp/ccGEq9Vx.s 			page 89


1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2589              		.loc 1 1171 0
 2590 0046 FFF7FEFF 		bl	HAL_GetTick
 2591              	.LVL281:
 2592 004a 401B     		subs	r0, r0, r5
 2593 004c B0F5803F 		cmp	r0, #65536
 2594 0050 F4D3     		bcc	.L244
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2595              		.loc 1 1173 0
 2596 0052 0122     		movs	r2, #1
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2597              		.loc 1 1176 0
 2598 0054 0023     		movs	r3, #0
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2599              		.loc 1 1178 0
 2600 0056 0320     		movs	r0, #3
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2601              		.loc 1 1173 0
 2602 0058 84F84420 		strb	r2, [r4, #68]
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 2603              		.loc 1 1176 0
 2604 005c 84F84530 		strb	r3, [r4, #69]
 2605              	.LBE134:
 2606              	.LBE133:
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2607              		.loc 1 1189 0
 2608 0060 38BD     		pop	{r3, r4, r5, pc}
 2609              	.LVL282:
 2610              	.L249:
 2611              	.LBB136:
 2612              	.LBB135:
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2613              		.loc 1 1185 0
 2614 0062 0122     		movs	r2, #1
1188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2615              		.loc 1 1188 0
 2616 0064 1846     		mov	r0, r3
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2617              		.loc 1 1185 0
 2618 0066 84F84420 		strb	r2, [r4, #68]
 2619              	.LBE135:
 2620              	.LBE136:
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2621              		.loc 1 1189 0
 2622 006a 38BD     		pop	{r3, r4, r5, pc}
 2623              	.LVL283:
 2624              	.L246:
1141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2625              		.loc 1 1141 0
 2626 006c 0220     		movs	r0, #2
 2627              	.LVL284:
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2628              		.loc 1 1189 0
 2629 006e 38BD     		pop	{r3, r4, r5, pc}
 2630              		.cfi_endproc
 2631              	.LFE152:
 2633              		.section	.text.HAL_ETH_Start,"ax",%progbits
ARM GAS  /tmp/ccGEq9Vx.s 			page 90


 2634              		.align	1
 2635              		.p2align 2,,3
 2636              		.global	HAL_ETH_Start
 2637              		.syntax unified
 2638              		.thumb
 2639              		.thumb_func
 2640              		.fpu fpv4-sp-d16
 2642              	HAL_ETH_Start:
 2643              	.LFB153:
1223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2644              		.loc 1 1223 0
 2645              		.cfi_startproc
 2646              		@ args = 0, pretend = 0, frame = 16
 2647              		@ frame_needed = 0, uses_anonymous_args = 0
 2648              	.LVL285:
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2649              		.loc 1 1225 0
 2650 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2651 0004 012B     		cmp	r3, #1
 2652 0006 42D0     		beq	.L252
 2653              	.LBB147:
 2654              	.LBB148:
1879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables the MAC transmission.
1883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
1888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
1889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
1890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable the MAC transmission */
1892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_TE;
 2655              		.loc 1 1892 0 discriminator 2
 2656 0008 0368     		ldr	r3, [r0]
 2657              	.LBE148:
 2658              	.LBE147:
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2659              		.loc 1 1228 0 discriminator 2
 2660 000a 0222     		movs	r2, #2
1223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2661              		.loc 1 1223 0 discriminator 2
 2662 000c F0B5     		push	{r4, r5, r6, r7, lr}
 2663              	.LCFI33:
 2664              		.cfi_def_cfa_offset 20
 2665              		.cfi_offset 4, -20
 2666              		.cfi_offset 5, -16
 2667              		.cfi_offset 6, -12
 2668              		.cfi_offset 7, -8
 2669              		.cfi_offset 14, -4
 2670              	.LBB154:
 2671              	.LBB149:
1889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2672              		.loc 1 1889 0 discriminator 2
ARM GAS  /tmp/ccGEq9Vx.s 			page 91


 2673 000e 0026     		movs	r6, #0
 2674              	.LBE149:
 2675              	.LBE154:
1223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2676              		.loc 1 1223 0 discriminator 2
 2677 0010 85B0     		sub	sp, sp, #20
 2678              	.LCFI34:
 2679              		.cfi_def_cfa_offset 40
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2680              		.loc 1 1228 0 discriminator 2
 2681 0012 80F84420 		strb	r2, [r0, #68]
 2682 0016 0446     		mov	r4, r0
 2683              	.LVL286:
 2684              	.LBB155:
 2685              	.LBB150:
1889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2686              		.loc 1 1889 0 discriminator 2
 2687 0018 0396     		str	r6, [sp, #12]
 2688              	.LBE150:
 2689              	.LBE155:
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2690              		.loc 1 1225 0 discriminator 2
 2691 001a 0127     		movs	r7, #1
 2692              	.LBB156:
 2693              	.LBB151:
 2694              		.loc 1 1892 0 discriminator 2
 2695 001c 1A68     		ldr	r2, [r3]
 2696              	.LBE151:
 2697              	.LBE156:
 2698              	.LBB157:
 2699              	.LBB158:
1893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
1897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
1899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Disables the MAC transmission.
1903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
1908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
1909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
1910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable the MAC transmission */
1912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
1913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
1917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
ARM GAS  /tmp/ccGEq9Vx.s 			page 92


1919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables the MAC reception.
1923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
1928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
1929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
1930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable the MAC reception */
1932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_RE;
1933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
1937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
1939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Disables the MAC reception.
1943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
1948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
1949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
1950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable the MAC reception */
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
1953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
1954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACCR;
1957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
1959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables the DMA transmission.
1963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
1968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable the DMA transmission */
1970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
1971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Disables the DMA transmission.
1975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccGEq9Vx.s 			page 93


1976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
1980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
1981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable the DMA transmission */
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
1983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables the DMA reception.
1987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
1989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
1992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {  
1993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable the DMA reception */
1994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
1995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Disables the DMA reception.
1999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
2001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
2004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** { 
2005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable the DMA reception */
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
2007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
2018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
2019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 2700              		.loc 1 2020 0 discriminator 2
 2701 001e 41F21805 		movw	r5, #4120
 2702              	.LBE158:
 2703              	.LBE157:
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2704              		.loc 1 1225 0 discriminator 2
 2705 0022 84F84570 		strb	r7, [r4, #69]
 2706              	.LBB162:
 2707              	.LBB152:
1897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2708              		.loc 1 1897 0 discriminator 2
 2709 0026 3846     		mov	r0, r7
ARM GAS  /tmp/ccGEq9Vx.s 			page 94


 2710              	.LVL287:
1892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2711              		.loc 1 1892 0 discriminator 2
 2712 0028 42F00802 		orr	r2, r2, #8
 2713 002c 1A60     		str	r2, [r3]
1896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2714              		.loc 1 1896 0 discriminator 2
 2715 002e 1B68     		ldr	r3, [r3]
 2716 0030 0393     		str	r3, [sp, #12]
1897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2717              		.loc 1 1897 0 discriminator 2
 2718 0032 FFF7FEFF 		bl	HAL_Delay
 2719              	.LVL288:
1898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2720              		.loc 1 1898 0 discriminator 2
 2721 0036 039A     		ldr	r2, [sp, #12]
 2722              	.LBE152:
 2723              	.LBE162:
 2724              	.LBB163:
 2725              	.LBB164:
1937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2726              		.loc 1 1937 0 discriminator 2
 2727 0038 3846     		mov	r0, r7
 2728              	.LBE164:
 2729              	.LBE163:
 2730              	.LBB167:
 2731              	.LBB153:
1898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2732              		.loc 1 1898 0 discriminator 2
 2733 003a 2368     		ldr	r3, [r4]
 2734 003c 1A60     		str	r2, [r3]
 2735              	.LVL289:
 2736              	.LBE153:
 2737              	.LBE167:
 2738              	.LBB168:
 2739              	.LBB165:
1929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2740              		.loc 1 1929 0 discriminator 2
 2741 003e 0296     		str	r6, [sp, #8]
1932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2742              		.loc 1 1932 0 discriminator 2
 2743 0040 1A68     		ldr	r2, [r3]
 2744 0042 42F00402 		orr	r2, r2, #4
 2745 0046 1A60     		str	r2, [r3]
1936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2746              		.loc 1 1936 0 discriminator 2
 2747 0048 1B68     		ldr	r3, [r3]
 2748 004a 0293     		str	r3, [sp, #8]
1937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2749              		.loc 1 1937 0 discriminator 2
 2750 004c FFF7FEFF 		bl	HAL_Delay
 2751              	.LVL290:
1938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2752              		.loc 1 1938 0 discriminator 2
 2753 0050 029A     		ldr	r2, [sp, #8]
 2754              	.LBE165:
 2755              	.LBE168:
ARM GAS  /tmp/ccGEq9Vx.s 			page 95


 2756              	.LBB169:
 2757              	.LBB159:
2021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
2022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
2025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2758              		.loc 1 2025 0 discriminator 2
 2759 0052 3846     		mov	r0, r7
 2760              	.LBE159:
 2761              	.LBE169:
 2762              	.LBB170:
 2763              	.LBB166:
1938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2764              		.loc 1 1938 0 discriminator 2
 2765 0054 2368     		ldr	r3, [r4]
 2766 0056 1A60     		str	r2, [r3]
 2767              	.LVL291:
 2768              	.LBE166:
 2769              	.LBE170:
 2770              	.LBB171:
 2771              	.LBB160:
2017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2772              		.loc 1 2017 0 discriminator 2
 2773 0058 0196     		str	r6, [sp, #4]
2020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2774              		.loc 1 2020 0 discriminator 2
 2775 005a 5A59     		ldr	r2, [r3, r5]
 2776 005c 42F48012 		orr	r2, r2, #1048576
 2777 0060 5A51     		str	r2, [r3, r5]
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2778              		.loc 1 2024 0 discriminator 2
 2779 0062 5B59     		ldr	r3, [r3, r5]
 2780 0064 0193     		str	r3, [sp, #4]
 2781              		.loc 1 2025 0 discriminator 2
 2782 0066 FFF7FEFF 		bl	HAL_Delay
 2783              	.LVL292:
2026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 2784              		.loc 1 2026 0 discriminator 2
 2785 006a 019A     		ldr	r2, [sp, #4]
 2786              	.LBE160:
 2787              	.LBE171:
1252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2788              		.loc 1 1252 0 discriminator 2
 2789 006c 3046     		mov	r0, r6
 2790              	.LBB172:
 2791              	.LBB161:
 2792              		.loc 1 2026 0 discriminator 2
 2793 006e 2368     		ldr	r3, [r4]
 2794 0070 5A51     		str	r2, [r3, r5]
 2795              	.LVL293:
 2796              	.LBE161:
 2797              	.LBE172:
 2798              	.LBB173:
 2799              	.LBB174:
1970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2800              		.loc 1 1970 0 discriminator 2
ARM GAS  /tmp/ccGEq9Vx.s 			page 96


 2801 0072 5A59     		ldr	r2, [r3, r5]
 2802 0074 42F40052 		orr	r2, r2, #8192
 2803 0078 5A51     		str	r2, [r3, r5]
 2804              	.LVL294:
 2805              	.LBE174:
 2806              	.LBE173:
 2807              	.LBB175:
 2808              	.LBB176:
1994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2809              		.loc 1 1994 0 discriminator 2
 2810 007a 5A59     		ldr	r2, [r3, r5]
 2811 007c 42F00202 		orr	r2, r2, #2
 2812 0080 5A51     		str	r2, [r3, r5]
 2813              	.LVL295:
 2814              	.LBE176:
 2815              	.LBE175:
1246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2816              		.loc 1 1246 0 discriminator 2
 2817 0082 84F84470 		strb	r7, [r4, #68]
1249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2818              		.loc 1 1249 0 discriminator 2
 2819 0086 84F84560 		strb	r6, [r4, #69]
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2820              		.loc 1 1253 0 discriminator 2
 2821 008a 05B0     		add	sp, sp, #20
 2822              	.LCFI35:
 2823              		.cfi_def_cfa_offset 20
 2824              		@ sp needed
 2825 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 2826              	.LVL296:
 2827              	.L252:
 2828              	.LCFI36:
 2829              		.cfi_def_cfa_offset 0
 2830              		.cfi_restore 4
 2831              		.cfi_restore 5
 2832              		.cfi_restore 6
 2833              		.cfi_restore 7
 2834              		.cfi_restore 14
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2835              		.loc 1 1225 0
 2836 008e 0220     		movs	r0, #2
 2837              	.LVL297:
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2838              		.loc 1 1253 0
 2839 0090 7047     		bx	lr
 2840              		.cfi_endproc
 2841              	.LFE153:
 2843 0092 00BF     		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2844              		.align	1
 2845              		.p2align 2,,3
 2846              		.global	HAL_ETH_Stop
 2847              		.syntax unified
 2848              		.thumb
 2849              		.thumb_func
 2850              		.fpu fpv4-sp-d16
 2852              	HAL_ETH_Stop:
 2853              	.LFB154:
ARM GAS  /tmp/ccGEq9Vx.s 			page 97


1262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2854              		.loc 1 1262 0
 2855              		.cfi_startproc
 2856              		@ args = 0, pretend = 0, frame = 16
 2857              		@ frame_needed = 0, uses_anonymous_args = 0
 2858              	.LVL298:
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2859              		.loc 1 1264 0
 2860 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2861 0004 012B     		cmp	r3, #1
 2862 0006 42D0     		beq	.L259
 2863              	.LBB187:
 2864              	.LBB188:
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2865              		.loc 1 1982 0 discriminator 2
 2866 0008 0368     		ldr	r3, [r0]
 2867              	.LBE188:
 2868              	.LBE187:
1267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2869              		.loc 1 1267 0 discriminator 2
 2870 000a 0222     		movs	r2, #2
1262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2871              		.loc 1 1262 0 discriminator 2
 2872 000c F0B5     		push	{r4, r5, r6, r7, lr}
 2873              	.LCFI37:
 2874              		.cfi_def_cfa_offset 20
 2875              		.cfi_offset 4, -20
 2876              		.cfi_offset 5, -16
 2877              		.cfi_offset 6, -12
 2878              		.cfi_offset 7, -8
 2879              		.cfi_offset 14, -4
 2880              	.LBB193:
 2881              	.LBB189:
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2882              		.loc 1 1982 0 discriminator 2
 2883 000e 41F21805 		movw	r5, #4120
 2884              	.LBE189:
 2885              	.LBE193:
1267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2886              		.loc 1 1267 0 discriminator 2
 2887 0012 80F84420 		strb	r2, [r0, #68]
 2888 0016 0446     		mov	r4, r0
 2889              	.LVL299:
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2890              		.loc 1 1264 0 discriminator 2
 2891 0018 0127     		movs	r7, #1
 2892              	.LBB194:
 2893              	.LBB190:
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2894              		.loc 1 1982 0 discriminator 2
 2895 001a 5A59     		ldr	r2, [r3, r5]
 2896              	.LBE190:
 2897              	.LBE194:
1262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Process Locked */
 2898              		.loc 1 1262 0 discriminator 2
 2899 001c 85B0     		sub	sp, sp, #20
 2900              	.LCFI38:
ARM GAS  /tmp/ccGEq9Vx.s 			page 98


 2901              		.cfi_def_cfa_offset 40
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2902              		.loc 1 1264 0 discriminator 2
 2903 001e 84F84570 		strb	r7, [r4, #69]
 2904              	.LBB195:
 2905              	.LBB196:
1949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2906              		.loc 1 1949 0 discriminator 2
 2907 0022 0026     		movs	r6, #0
 2908              	.LBE196:
 2909              	.LBE195:
 2910              	.LBB200:
 2911              	.LBB191:
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2912              		.loc 1 1982 0 discriminator 2
 2913 0024 22F40052 		bic	r2, r2, #8192
 2914              	.LBE191:
 2915              	.LBE200:
 2916              	.LBB201:
 2917              	.LBB197:
1957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2918              		.loc 1 1957 0 discriminator 2
 2919 0028 3846     		mov	r0, r7
 2920              	.LVL300:
 2921              	.LBE197:
 2922              	.LBE201:
 2923              	.LBB202:
 2924              	.LBB192:
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2925              		.loc 1 1982 0 discriminator 2
 2926 002a 5A51     		str	r2, [r3, r5]
 2927              	.LVL301:
 2928              	.LBE192:
 2929              	.LBE202:
 2930              	.LBB203:
 2931              	.LBB204:
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2932              		.loc 1 2006 0 discriminator 2
 2933 002c 5A59     		ldr	r2, [r3, r5]
 2934 002e 22F00202 		bic	r2, r2, #2
 2935 0032 5A51     		str	r2, [r3, r5]
 2936              	.LVL302:
 2937              	.LBE204:
 2938              	.LBE203:
 2939              	.LBB205:
 2940              	.LBB198:
1949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2941              		.loc 1 1949 0 discriminator 2
 2942 0034 0396     		str	r6, [sp, #12]
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2943              		.loc 1 1952 0 discriminator 2
 2944 0036 1A68     		ldr	r2, [r3]
 2945 0038 22F00402 		bic	r2, r2, #4
 2946 003c 1A60     		str	r2, [r3]
1956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2947              		.loc 1 1956 0 discriminator 2
 2948 003e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccGEq9Vx.s 			page 99


 2949 0040 0393     		str	r3, [sp, #12]
1957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2950              		.loc 1 1957 0 discriminator 2
 2951 0042 FFF7FEFF 		bl	HAL_Delay
 2952              	.LVL303:
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2953              		.loc 1 1958 0 discriminator 2
 2954 0046 039A     		ldr	r2, [sp, #12]
 2955              	.LBE198:
 2956              	.LBE205:
 2957              	.LBB206:
 2958              	.LBB207:
2025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 2959              		.loc 1 2025 0 discriminator 2
 2960 0048 3846     		mov	r0, r7
 2961              	.LBE207:
 2962              	.LBE206:
 2963              	.LBB210:
 2964              	.LBB199:
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 2965              		.loc 1 1958 0 discriminator 2
 2966 004a 2368     		ldr	r3, [r4]
 2967 004c 1A60     		str	r2, [r3]
 2968              	.LVL304:
 2969              	.LBE199:
 2970              	.LBE210:
 2971              	.LBB211:
 2972              	.LBB208:
2017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2973              		.loc 1 2017 0 discriminator 2
 2974 004e 0296     		str	r6, [sp, #8]
2020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 2975              		.loc 1 2020 0 discriminator 2
 2976 0050 5A59     		ldr	r2, [r3, r5]
 2977 0052 42F48012 		orr	r2, r2, #1048576
 2978 0056 5A51     		str	r2, [r3, r5]
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2979              		.loc 1 2024 0 discriminator 2
 2980 0058 5B59     		ldr	r3, [r3, r5]
 2981 005a 0293     		str	r3, [sp, #8]
2025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 2982              		.loc 1 2025 0 discriminator 2
 2983 005c FFF7FEFF 		bl	HAL_Delay
 2984              	.LVL305:
 2985              		.loc 1 2026 0 discriminator 2
 2986 0060 029A     		ldr	r2, [sp, #8]
 2987              	.LBE208:
 2988              	.LBE211:
 2989              	.LBB212:
 2990              	.LBB213:
1917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 2991              		.loc 1 1917 0 discriminator 2
 2992 0062 3846     		mov	r0, r7
 2993              	.LBE213:
 2994              	.LBE212:
 2995              	.LBB216:
 2996              	.LBB209:
ARM GAS  /tmp/ccGEq9Vx.s 			page 100


 2997              		.loc 1 2026 0 discriminator 2
 2998 0064 2368     		ldr	r3, [r4]
 2999 0066 5A51     		str	r2, [r3, r5]
 3000              	.LVL306:
 3001              	.LBE209:
 3002              	.LBE216:
 3003              	.LBB217:
 3004              	.LBB214:
1909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3005              		.loc 1 1909 0 discriminator 2
 3006 0068 0196     		str	r6, [sp, #4]
1912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3007              		.loc 1 1912 0 discriminator 2
 3008 006a 1A68     		ldr	r2, [r3]
 3009 006c 22F00802 		bic	r2, r2, #8
 3010 0070 1A60     		str	r2, [r3]
1916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3011              		.loc 1 1916 0 discriminator 2
 3012 0072 1B68     		ldr	r3, [r3]
 3013 0074 0193     		str	r3, [sp, #4]
1917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg;
 3014              		.loc 1 1917 0 discriminator 2
 3015 0076 FFF7FEFF 		bl	HAL_Delay
 3016              	.LVL307:
1918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3017              		.loc 1 1918 0 discriminator 2
 3018 007a 019A     		ldr	r2, [sp, #4]
 3019              	.LBE214:
 3020              	.LBE217:
1291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3021              		.loc 1 1291 0 discriminator 2
 3022 007c 3046     		mov	r0, r6
 3023              	.LBB218:
 3024              	.LBB215:
1918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3025              		.loc 1 1918 0 discriminator 2
 3026 007e 2368     		ldr	r3, [r4]
 3027 0080 1A60     		str	r2, [r3]
 3028              	.LVL308:
 3029              	.LBE215:
 3030              	.LBE218:
1285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3031              		.loc 1 1285 0 discriminator 2
 3032 0082 84F84470 		strb	r7, [r4, #68]
1288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3033              		.loc 1 1288 0 discriminator 2
 3034 0086 84F84560 		strb	r6, [r4, #69]
1292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3035              		.loc 1 1292 0 discriminator 2
 3036 008a 05B0     		add	sp, sp, #20
 3037              	.LCFI39:
 3038              		.cfi_def_cfa_offset 20
 3039              		@ sp needed
 3040 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 3041              	.LVL309:
 3042              	.L259:
 3043              	.LCFI40:
ARM GAS  /tmp/ccGEq9Vx.s 			page 101


 3044              		.cfi_def_cfa_offset 0
 3045              		.cfi_restore 4
 3046              		.cfi_restore 5
 3047              		.cfi_restore 6
 3048              		.cfi_restore 7
 3049              		.cfi_restore 14
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3050              		.loc 1 1264 0
 3051 008e 0220     		movs	r0, #2
 3052              	.LVL310:
1292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3053              		.loc 1 1292 0
 3054 0090 7047     		bx	lr
 3055              		.cfi_endproc
 3056              	.LFE154:
 3058 0092 00BF     		.section	.text.HAL_ETH_ConfigMAC,"ax",%progbits
 3059              		.align	1
 3060              		.p2align 2,,3
 3061              		.global	HAL_ETH_ConfigMAC
 3062              		.syntax unified
 3063              		.thumb
 3064              		.thumb_func
 3065              		.fpu fpv4-sp-d16
 3067              	HAL_ETH_ConfigMAC:
 3068              	.LFB155:
1302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
 3069              		.loc 1 1302 0
 3070              		.cfi_startproc
 3071              		@ args = 0, pretend = 0, frame = 0
 3072              		@ frame_needed = 0, uses_anonymous_args = 0
 3073              	.LVL311:
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3074              		.loc 1 1306 0
 3075 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 3076 0004 012B     		cmp	r3, #1
 3077 0006 00F08F80 		beq	.L268
1309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3078              		.loc 1 1309 0 discriminator 2
 3079 000a 0223     		movs	r3, #2
 3080 000c 0268     		ldr	r2, [r0]
1302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
 3081              		.loc 1 1302 0 discriminator 2
 3082 000e 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3083              	.LCFI41:
 3084              		.cfi_def_cfa_offset 24
 3085              		.cfi_offset 4, -24
 3086              		.cfi_offset 5, -20
 3087              		.cfi_offset 6, -16
 3088              		.cfi_offset 7, -12
 3089              		.cfi_offset 8, -8
 3090              		.cfi_offset 14, -4
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3091              		.loc 1 1306 0 discriminator 2
 3092 0012 0126     		movs	r6, #1
 3093 0014 0C46     		mov	r4, r1
 3094 0016 0546     		mov	r5, r0
1309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
ARM GAS  /tmp/ccGEq9Vx.s 			page 102


 3095              		.loc 1 1309 0 discriminator 2
 3096 0018 80F84430 		strb	r3, [r0, #68]
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3097              		.loc 1 1306 0 discriminator 2
 3098 001c 80F84560 		strb	r6, [r0, #69]
 3099 0020 D0E9027C 		ldrd	r7, ip, [r0, #8]
1314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3100              		.loc 1 1314 0 discriminator 2
 3101 0024 0029     		cmp	r1, #0
 3102 0026 71D0     		beq	.L266
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->DeferralCheck);
 3103              		.loc 1 1362 0
 3104 0028 0B68     		ldr	r3, [r1]
1371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg; 
 3105              		.loc 1 1371 0
 3106 002a 3046     		mov	r0, r6
 3107              	.LVL312:
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->DeferralCheck);
 3108              		.loc 1 1362 0
 3109 002c 4968     		ldr	r1, [r1, #4]
 3110              	.LVL313:
1347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
 3111              		.loc 1 1347 0
 3112 002e D2F800E0 		ldr	lr, [r2]
 3113              	.LVL314:
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->DeferralCheck);
 3114              		.loc 1 1362 0
 3115 0032 0B43     		orrs	r3, r3, r1
 3116 0034 A168     		ldr	r1, [r4, #8]
 3117 0036 0B43     		orrs	r3, r3, r1
 3118 0038 E168     		ldr	r1, [r4, #12]
 3119 003a 0B43     		orrs	r3, r3, r1
 3120 003c 2169     		ldr	r1, [r4, #16]
 3121 003e 0B43     		orrs	r3, r3, r1
 3122 0040 6169     		ldr	r1, [r4, #20]
 3123 0042 0B43     		orrs	r3, r3, r1
 3124 0044 A169     		ldr	r1, [r4, #24]
 3125 0046 0B43     		orrs	r3, r3, r1
 3126 0048 E169     		ldr	r1, [r4, #28]
 3127 004a 0B43     		orrs	r3, r3, r1
 3128 004c 216A     		ldr	r1, [r4, #32]
 3129 004e 0B43     		orrs	r3, r3, r1
 3130 0050 616A     		ldr	r1, [r4, #36]
 3131 0052 0B43     		orrs	r3, r3, r1
 3132 0054 A16A     		ldr	r1, [r4, #40]
 3133 0056 0B43     		orrs	r3, r3, r1
 3134 0058 3B43     		orrs	r3, r3, r7
1349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3135              		.loc 1 1349 0
 3136 005a 344F     		ldr	r7, .L273
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->DeferralCheck);
 3137              		.loc 1 1362 0
 3138 005c 43EA0C03 		orr	r3, r3, ip
1349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3139              		.loc 1 1349 0
 3140 0060 0EEA0707 		and	r7, lr, r7
 3141              	.LVL315:
ARM GAS  /tmp/ccGEq9Vx.s 			page 103


1351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                          macconf->Jabber | 
 3142              		.loc 1 1351 0
 3143 0064 3B43     		orrs	r3, r3, r7
 3144              	.LVL316:
1366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3145              		.loc 1 1366 0
 3146 0066 1360     		str	r3, [r2]
1370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3147              		.loc 1 1370 0
 3148 0068 1768     		ldr	r7, [r2]
 3149              	.LVL317:
1371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg; 
 3150              		.loc 1 1371 0
 3151 006a FFF7FEFF 		bl	HAL_Delay
 3152              	.LVL318:
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3153              		.loc 1 1376 0
 3154 006e E36A     		ldr	r3, [r4, #44]
1388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg;
 3155              		.loc 1 1388 0
 3156 0070 3046     		mov	r0, r6
1372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3157              		.loc 1 1372 0
 3158 0072 D5F800C0 		ldr	ip, [r5]
1377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->PassControlFrames |
 3159              		.loc 1 1377 0
 3160 0076 D4E90C12 		ldrd	r1, r2, [r4, #48]
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3161              		.loc 1 1376 0
 3162 007a 0B43     		orrs	r3, r3, r1
1378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
 3163              		.loc 1 1378 0
 3164 007c A16B     		ldr	r1, [r4, #56]
1377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->PassControlFrames |
 3165              		.loc 1 1377 0
 3166 007e 1343     		orrs	r3, r3, r2
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 3167              		.loc 1 1379 0
 3168 0080 E26B     		ldr	r2, [r4, #60]
1372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3169              		.loc 1 1372 0
 3170 0082 CCF80070 		str	r7, [ip]
1378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
 3171              		.loc 1 1378 0
 3172 0086 0B43     		orrs	r3, r3, r1
1381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 3173              		.loc 1 1381 0
 3174 0088 D4E91071 		ldrd	r7, r1, [r4, #64]
 3175              	.LVL319:
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 3176              		.loc 1 1379 0
 3177 008c 1343     		orrs	r3, r3, r2
1382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 3178              		.loc 1 1382 0
 3179 008e A26C     		ldr	r2, [r4, #72]
1380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 3180              		.loc 1 1380 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 104


 3181 0090 3B43     		orrs	r3, r3, r7
1381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 3182              		.loc 1 1381 0
 3183 0092 0B43     		orrs	r3, r3, r1
1382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 3184              		.loc 1 1382 0
 3185 0094 1343     		orrs	r3, r3, r2
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3186              		.loc 1 1376 0
 3187 0096 CCF80430 		str	r3, [ip, #4]
 3188              	.LVL320:
1387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 3189              		.loc 1 1387 0
 3190 009a DCF80480 		ldr	r8, [ip, #4]
 3191              	.LVL321:
1388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg;
 3192              		.loc 1 1388 0
 3193 009e FFF7FEFF 		bl	HAL_Delay
 3194              	.LVL322:
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3195              		.loc 1 1408 0
 3196 00a2 E76D     		ldr	r7, [r4, #92]
1402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3197              		.loc 1 1402 0
 3198 00a4 4FF6417E 		movw	lr, #65345
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3199              		.loc 1 1408 0
 3200 00a8 A36D     		ldr	r3, [r4, #88]
1417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg;
 3201              		.loc 1 1417 0
 3202 00aa 3046     		mov	r0, r6
1389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3203              		.loc 1 1389 0
 3204 00ac 2A68     		ldr	r2, [r5]
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3205              		.loc 1 1408 0
 3206 00ae 3B43     		orrs	r3, r3, r7
 3207 00b0 276E     		ldr	r7, [r4, #96]
 3208 00b2 616E     		ldr	r1, [r4, #100]
 3209 00b4 3B43     		orrs	r3, r3, r7
1393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3210              		.loc 1 1393 0
 3211 00b6 E76C     		ldr	r7, [r4, #76]
1389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3212              		.loc 1 1389 0
 3213 00b8 C2F80480 		str	r8, [r2, #4]
1396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3214              		.loc 1 1396 0
 3215 00bc D4F850C0 		ldr	ip, [r4, #80]
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3216              		.loc 1 1408 0
 3217 00c0 0B43     		orrs	r3, r3, r1
1393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3218              		.loc 1 1393 0
 3219 00c2 9760     		str	r7, [r2, #8]
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3220              		.loc 1 1408 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 105


 3221 00c4 A76E     		ldr	r7, [r4, #104]
1396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3222              		.loc 1 1396 0
 3223 00c6 C2F80CC0 		str	ip, [r2, #12]
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3224              		.loc 1 1408 0
 3225 00ca 3B43     		orrs	r3, r3, r7
1400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      /* Clear xx bits */
 3226              		.loc 1 1400 0
 3227 00cc 9769     		ldr	r7, [r2, #24]
 3228              	.LVL323:
1402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3229              		.loc 1 1402 0
 3230 00ce 0EEA0701 		and	r1, lr, r7
 3231              	.LVL324:
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 3232              		.loc 1 1408 0
 3233 00d2 676D     		ldr	r7, [r4, #84]
 3234 00d4 43EA0743 		orr	r3, r3, r7, lsl #16
1404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 3235              		.loc 1 1404 0
 3236 00d8 0B43     		orrs	r3, r3, r1
 3237              	.LVL325:
1412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3238              		.loc 1 1412 0
 3239 00da 9361     		str	r3, [r2, #24]
1416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 3240              		.loc 1 1416 0
 3241 00dc 9769     		ldr	r7, [r2, #24]
 3242              	.LVL326:
1417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg;
 3243              		.loc 1 1417 0
 3244 00de FFF7FEFF 		bl	HAL_Delay
 3245              	.LVL327:
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 3246              		.loc 1 1421 0
 3247 00e2 E26E     		ldr	r2, [r4, #108]
1427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg;
 3248              		.loc 1 1427 0
 3249 00e4 3046     		mov	r0, r6
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 3250              		.loc 1 1421 0
 3251 00e6 216F     		ldr	r1, [r4, #112]
1418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3252              		.loc 1 1418 0
 3253 00e8 2B68     		ldr	r3, [r5]
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 3254              		.loc 1 1421 0
 3255 00ea 0A43     		orrs	r2, r2, r1
1418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      
 3256              		.loc 1 1418 0
 3257 00ec 9F61     		str	r7, [r3, #24]
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 3258              		.loc 1 1421 0
 3259 00ee DA61     		str	r2, [r3, #28]
1426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_Delay(ETH_REG_WRITE_DELAY);
 3260              		.loc 1 1426 0
ARM GAS  /tmp/ccGEq9Vx.s 			page 106


 3261 00f0 DC69     		ldr	r4, [r3, #28]
 3262              	.LVL328:
1427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg;
 3263              		.loc 1 1427 0
 3264 00f2 FFF7FEFF 		bl	HAL_Delay
 3265              	.LVL329:
1428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3266              		.loc 1 1428 0
 3267 00f6 2B68     		ldr	r3, [r5]
 3268 00f8 DC61     		str	r4, [r3, #28]
 3269              	.L267:
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3270              		.loc 1 1455 0
 3271 00fa 0023     		movs	r3, #0
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3272              		.loc 1 1452 0
 3273 00fc 0122     		movs	r2, #1
1458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3274              		.loc 1 1458 0
 3275 00fe 1846     		mov	r0, r3
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3276              		.loc 1 1452 0
 3277 0100 85F84420 		strb	r2, [r5, #68]
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3278              		.loc 1 1455 0
 3279 0104 85F84530 		strb	r3, [r5, #69]
1459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3280              		.loc 1 1459 0
 3281 0108 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3282              	.LVL330:
 3283              	.L266:
1434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3284              		.loc 1 1434 0
 3285 010c 1468     		ldr	r4, [r2]
 3286              	.LVL331:
1439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3287              		.loc 1 1439 0
 3288 010e 47EA0C03 		orr	r3, r7, ip
1447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg;
 3289              		.loc 1 1447 0
 3290 0112 3046     		mov	r0, r6
 3291              	.LVL332:
1437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3292              		.loc 1 1437 0
 3293 0114 24F49041 		bic	r1, r4, #18432
 3294              	.LVL333:
1439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3295              		.loc 1 1439 0
 3296 0118 1943     		orrs	r1, r1, r3
 3297              	.LVL334:
1442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     
 3298              		.loc 1 1442 0
 3299 011a 1160     		str	r1, [r2]
1446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3300              		.loc 1 1446 0
 3301 011c 1468     		ldr	r4, [r2]
 3302              	.LVL335:
ARM GAS  /tmp/ccGEq9Vx.s 			page 107


1447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg;
 3303              		.loc 1 1447 0
 3304 011e FFF7FEFF 		bl	HAL_Delay
 3305              	.LVL336:
1448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3306              		.loc 1 1448 0
 3307 0122 2B68     		ldr	r3, [r5]
 3308 0124 1C60     		str	r4, [r3]
 3309 0126 E8E7     		b	.L267
 3310              	.LVL337:
 3311              	.L268:
 3312              	.LCFI42:
 3313              		.cfi_def_cfa_offset 0
 3314              		.cfi_restore 4
 3315              		.cfi_restore 5
 3316              		.cfi_restore 6
 3317              		.cfi_restore 7
 3318              		.cfi_restore 8
 3319              		.cfi_restore 14
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3320              		.loc 1 1306 0
 3321 0128 0220     		movs	r0, #2
 3322              	.LVL338:
1459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3323              		.loc 1 1459 0
 3324 012a 7047     		bx	lr
 3325              	.L274:
 3326              		.align	2
 3327              	.L273:
 3328 012c 0F8120FF 		.word	-14647025
 3329              		.cfi_endproc
 3330              	.LFE155:
 3332              		.section	.text.HAL_ETH_ConfigDMA,"ax",%progbits
 3333              		.align	1
 3334              		.p2align 2,,3
 3335              		.global	HAL_ETH_ConfigDMA
 3336              		.syntax unified
 3337              		.thumb
 3338              		.thumb_func
 3339              		.fpu fpv4-sp-d16
 3341              	HAL_ETH_ConfigDMA:
 3342              	.LFB156:
1469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
 3343              		.loc 1 1469 0
 3344              		.cfi_startproc
 3345              		@ args = 0, pretend = 0, frame = 0
 3346              		@ frame_needed = 0, uses_anonymous_args = 0
 3347              	.LVL339:
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3348              		.loc 1 1473 0
 3349 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 3350 0004 012B     		cmp	r3, #1
 3351 0006 52D0     		beq	.L277
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3352              		.loc 1 1502 0 discriminator 2
 3353 0008 0B68     		ldr	r3, [r1]
1469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg = 0;
ARM GAS  /tmp/ccGEq9Vx.s 			page 108


 3354              		.loc 1 1469 0 discriminator 2
 3355 000a 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3356              	.LCFI43:
 3357              		.cfi_def_cfa_offset 24
 3358              		.cfi_offset 4, -24
 3359              		.cfi_offset 5, -20
 3360              		.cfi_offset 6, -16
 3361              		.cfi_offset 7, -12
 3362              		.cfi_offset 8, -8
 3363              		.cfi_offset 14, -4
 3364 000e 0C46     		mov	r4, r1
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3365              		.loc 1 1502 0 discriminator 2
 3366 0010 4968     		ldr	r1, [r1, #4]
 3367              	.LVL340:
 3368 0012 0546     		mov	r5, r0
1476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3369              		.loc 1 1476 0 discriminator 2
 3370 0014 0220     		movs	r0, #2
 3371              	.LVL341:
1503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
 3372              		.loc 1 1503 0 discriminator 2
 3373 0016 A268     		ldr	r2, [r4, #8]
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3374              		.loc 1 1502 0 discriminator 2
 3375 0018 0B43     		orrs	r3, r3, r1
1504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 3376              		.loc 1 1504 0 discriminator 2
 3377 001a E168     		ldr	r1, [r4, #12]
1498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 3378              		.loc 1 1498 0 discriminator 2
 3379 001c 41F21807 		movw	r7, #4120
1503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
 3380              		.loc 1 1503 0 discriminator 2
 3381 0020 1343     		orrs	r3, r3, r2
1476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3382              		.loc 1 1476 0 discriminator 2
 3383 0022 85F84400 		strb	r0, [r5, #68]
1498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 3384              		.loc 1 1498 0 discriminator 2
 3385 0026 D5F800C0 		ldr	ip, [r5]
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3386              		.loc 1 1473 0 discriminator 2
 3387 002a 0126     		movs	r6, #1
1504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 3388              		.loc 1 1504 0 discriminator 2
 3389 002c 0B43     		orrs	r3, r3, r1
1507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 3390              		.loc 1 1507 0 discriminator 2
 3391 002e A169     		ldr	r1, [r4, #24]
1506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 3392              		.loc 1 1506 0 discriminator 2
 3393 0030 D4E90420 		ldrd	r2, r0, [r4, #16]
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3394              		.loc 1 1473 0 discriminator 2
 3395 0034 85F84560 		strb	r6, [r5, #69]
1505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
ARM GAS  /tmp/ccGEq9Vx.s 			page 109


 3396              		.loc 1 1505 0 discriminator 2
 3397 0038 1343     		orrs	r3, r3, r2
1508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 3398              		.loc 1 1508 0 discriminator 2
 3399 003a E269     		ldr	r2, [r4, #28]
1506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 3400              		.loc 1 1506 0 discriminator 2
 3401 003c 0343     		orrs	r3, r3, r0
1498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 3402              		.loc 1 1498 0 discriminator 2
 3403 003e 5CF80700 		ldr	r0, [ip, r7]
 3404              	.LVL342:
1507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 3405              		.loc 1 1507 0 discriminator 2
 3406 0042 0B43     		orrs	r3, r3, r1
1509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
 3407              		.loc 1 1509 0 discriminator 2
 3408 0044 216A     		ldr	r1, [r4, #32]
1508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 3409              		.loc 1 1508 0 discriminator 2
 3410 0046 1343     		orrs	r3, r3, r2
1500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3411              		.loc 1 1500 0 discriminator 2
 3412 0048 1A4A     		ldr	r2, .L282
1509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
 3413              		.loc 1 1509 0 discriminator 2
 3414 004a 0B43     		orrs	r3, r3, r1
1500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3415              		.loc 1 1500 0 discriminator 2
 3416 004c 0240     		ands	r2, r2, r0
 3417              	.LVL343:
1518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 3418              		.loc 1 1518 0 discriminator 2
 3419 004e 3046     		mov	r0, r6
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3420              		.loc 1 1502 0 discriminator 2
 3421 0050 1343     		orrs	r3, r3, r2
 3422              	.LVL344:
1513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3423              		.loc 1 1513 0 discriminator 2
 3424 0052 4CF80730 		str	r3, [ip, r7]
1517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3425              		.loc 1 1517 0 discriminator 2
 3426 0056 5CF80780 		ldr	r8, [ip, r7]
 3427              	.LVL345:
1518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 3428              		.loc 1 1518 0 discriminator 2
 3429 005a FFF7FEFF 		bl	HAL_Delay
 3430              	.LVL346:
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3431              		.loc 1 1522 0 discriminator 2
 3432 005e A16A     		ldr	r1, [r4, #40]
1534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg;
 3433              		.loc 1 1534 0 discriminator 2
 3434 0060 3046     		mov	r0, r6
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3435              		.loc 1 1522 0 discriminator 2
ARM GAS  /tmp/ccGEq9Vx.s 			page 110


 3436 0062 636A     		ldr	r3, [r4, #36]
1519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3437              		.loc 1 1519 0 discriminator 2
 3438 0064 2A68     		ldr	r2, [r5]
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3439              		.loc 1 1522 0 discriminator 2
 3440 0066 0B43     		orrs	r3, r3, r1
 3441 0068 E16A     		ldr	r1, [r4, #44]
1519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3442              		.loc 1 1519 0 discriminator 2
 3443 006a 42F80780 		str	r8, [r2, r7]
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3444              		.loc 1 1522 0 discriminator 2
 3445 006e 02F58052 		add	r2, r2, #4096
 3446 0072 43F40003 		orr	r3, r3, #8388608
 3447 0076 276B     		ldr	r7, [r4, #48]
 3448 0078 D4F834C0 		ldr	ip, [r4, #52]
 3449 007c 0B43     		orrs	r3, r3, r1
 3450 007e 3B43     		orrs	r3, r3, r7
1527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
 3451              		.loc 1 1527 0 discriminator 2
 3452 0080 D4E90E17 		ldrd	r1, r7, [r4, #56]
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3453              		.loc 1 1522 0 discriminator 2
 3454 0084 43EA0C03 		orr	r3, r3, ip
 3455 0088 3B43     		orrs	r3, r3, r7
 3456 008a 43EA8103 		orr	r3, r3, r1, lsl #2
 3457 008e 1360     		str	r3, [r2]
1533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 3458              		.loc 1 1533 0 discriminator 2
 3459 0090 1468     		ldr	r4, [r2]
 3460              	.LVL347:
1534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg;
 3461              		.loc 1 1534 0 discriminator 2
 3462 0092 FFF7FEFF 		bl	HAL_Delay
 3463              	.LVL348:
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3464              		.loc 1 1535 0 discriminator 2
 3465 0096 2B68     		ldr	r3, [r5]
1541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 3466              		.loc 1 1541 0 discriminator 2
 3467 0098 0022     		movs	r2, #0
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3468              		.loc 1 1535 0 discriminator 2
 3469 009a 03F58053 		add	r3, r3, #4096
1544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3470              		.loc 1 1544 0 discriminator 2
 3471 009e 1046     		mov	r0, r2
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3472              		.loc 1 1535 0 discriminator 2
 3473 00a0 1C60     		str	r4, [r3]
1538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 3474              		.loc 1 1538 0 discriminator 2
 3475 00a2 85F84460 		strb	r6, [r5, #68]
1541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    
 3476              		.loc 1 1541 0 discriminator 2
 3477 00a6 85F84520 		strb	r2, [r5, #69]
ARM GAS  /tmp/ccGEq9Vx.s 			page 111


1545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3478              		.loc 1 1545 0 discriminator 2
 3479 00aa BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3480              	.LVL349:
 3481              	.L277:
 3482              	.LCFI44:
 3483              		.cfi_def_cfa_offset 0
 3484              		.cfi_restore 4
 3485              		.cfi_restore 5
 3486              		.cfi_restore 6
 3487              		.cfi_restore 7
 3488              		.cfi_restore 8
 3489              		.cfi_restore 14
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   
 3490              		.loc 1 1473 0
 3491 00ae 0220     		movs	r0, #2
 3492              	.LVL350:
1545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3493              		.loc 1 1545 0
 3494 00b0 7047     		bx	lr
 3495              	.L283:
 3496 00b2 00BF     		.align	2
 3497              	.L282:
 3498 00b4 233FDEF8 		.word	-119652573
 3499              		.cfi_endproc
 3500              	.LFE156:
 3502              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 3503              		.align	1
 3504              		.p2align 2,,3
 3505              		.global	HAL_ETH_GetState
 3506              		.syntax unified
 3507              		.thumb
 3508              		.thumb_func
 3509              		.fpu fpv4-sp-d16
 3511              	HAL_ETH_GetState:
 3512              	.LFB157:
1576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return ETH state */
 3513              		.loc 1 1576 0
 3514              		.cfi_startproc
 3515              		@ args = 0, pretend = 0, frame = 0
 3516              		@ frame_needed = 0, uses_anonymous_args = 0
 3517              		@ link register save eliminated.
 3518              	.LVL351:
1578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3519              		.loc 1 1578 0
 3520 0000 90F84400 		ldrb	r0, [r0, #68]	@ zero_extendqisi2
 3521              	.LVL352:
1579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3522              		.loc 1 1579 0
 3523 0004 7047     		bx	lr
 3524              		.cfi_endproc
 3525              	.LFE157:
 3527              		.comm	UpdateFile,4,4
 3528              		.comm	SpiRxData,4,4
 3529              		.comm	SpiTxData,4,4
 3530 0006 00BF     		.text
 3531              	.Letext0:
ARM GAS  /tmp/ccGEq9Vx.s 			page 112


 3532              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 3533              		.file 3 "/usr/include/newlib/sys/lock.h"
 3534              		.file 4 "/usr/include/newlib/sys/_types.h"
 3535              		.file 5 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 3536              		.file 6 "/usr/include/newlib/sys/reent.h"
 3537              		.file 7 "/usr/include/newlib/sys/_stdint.h"
 3538              		.file 8 "Inc/main.h"
 3539              		.file 9 "Drivers/CMSIS/Include/core_cm7.h"
 3540              		.file 10 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 3541              		.file 11 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 3542              		.file 12 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 3543              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 3544              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 3545              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 3546              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
ARM GAS  /tmp/ccGEq9Vx.s 			page 113


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_eth.c
     /tmp/ccGEq9Vx.s:18     .text.ETH_MACDMAConfig:0000000000000000 $t
     /tmp/ccGEq9Vx.s:25     .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
     /tmp/ccGEq9Vx.s:250    .text.ETH_MACDMAConfig:00000000000000e4 $d
     /tmp/ccGEq9Vx.s:261    .text.HAL_ETH_DMATxDescListInit:0000000000000000 $t
     /tmp/ccGEq9Vx.s:269    .text.HAL_ETH_DMATxDescListInit:0000000000000000 HAL_ETH_DMATxDescListInit
     /tmp/ccGEq9Vx.s:473    .text.HAL_ETH_DMARxDescListInit:0000000000000000 $t
     /tmp/ccGEq9Vx.s:481    .text.HAL_ETH_DMARxDescListInit:0000000000000000 HAL_ETH_DMARxDescListInit
     /tmp/ccGEq9Vx.s:618    .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccGEq9Vx.s:626    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccGEq9Vx.s:640    .text.HAL_ETH_Init:0000000000000000 $t
     /tmp/ccGEq9Vx.s:648    .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
     /tmp/ccGEq9Vx.s:1393   .text.HAL_ETH_Init:00000000000002d4 $d
     /tmp/ccGEq9Vx.s:1406   .text.HAL_ETH_Init:00000000000002fc $t
     /tmp/ccGEq9Vx.s:1559   .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccGEq9Vx.s:1567   .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccGEq9Vx.s:1578   .text.HAL_ETH_DeInit:0000000000000000 $t
     /tmp/ccGEq9Vx.s:1586   .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
     /tmp/ccGEq9Vx.s:1621   .text.HAL_ETH_TransmitFrame:0000000000000000 $t
     /tmp/ccGEq9Vx.s:1629   .text.HAL_ETH_TransmitFrame:0000000000000000 HAL_ETH_TransmitFrame
     /tmp/ccGEq9Vx.s:1872   .text.HAL_ETH_TransmitFrame:00000000000000f4 $d
     /tmp/ccGEq9Vx.s:1878   .text.HAL_ETH_GetReceivedFrame:0000000000000000 $t
     /tmp/ccGEq9Vx.s:1886   .text.HAL_ETH_GetReceivedFrame:0000000000000000 HAL_ETH_GetReceivedFrame
     /tmp/ccGEq9Vx.s:2039   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2047   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 HAL_ETH_GetReceivedFrame_IT
     /tmp/ccGEq9Vx.s:2213   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2221   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
     /tmp/ccGEq9Vx.s:2232   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2240   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/ccGEq9Vx.s:2251   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2259   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
     /tmp/ccGEq9Vx.s:2270   .text.HAL_ETH_IRQHandler:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2278   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
     /tmp/ccGEq9Vx.s:2376   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2384   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
     /tmp/ccGEq9Vx.s:2507   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2515   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
     /tmp/ccGEq9Vx.s:2634   .text.HAL_ETH_Start:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2642   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
     /tmp/ccGEq9Vx.s:2844   .text.HAL_ETH_Stop:0000000000000000 $t
     /tmp/ccGEq9Vx.s:2852   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
     /tmp/ccGEq9Vx.s:3059   .text.HAL_ETH_ConfigMAC:0000000000000000 $t
     /tmp/ccGEq9Vx.s:3067   .text.HAL_ETH_ConfigMAC:0000000000000000 HAL_ETH_ConfigMAC
     /tmp/ccGEq9Vx.s:3328   .text.HAL_ETH_ConfigMAC:000000000000012c $d
     /tmp/ccGEq9Vx.s:3333   .text.HAL_ETH_ConfigDMA:0000000000000000 $t
     /tmp/ccGEq9Vx.s:3341   .text.HAL_ETH_ConfigDMA:0000000000000000 HAL_ETH_ConfigDMA
     /tmp/ccGEq9Vx.s:3498   .text.HAL_ETH_ConfigDMA:00000000000000b4 $d
     /tmp/ccGEq9Vx.s:3503   .text.HAL_ETH_GetState:0000000000000000 $t
     /tmp/ccGEq9Vx.s:3511   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState
                            *COM*:0000000000000004 UpdateFile
                            *COM*:0000000000000004 SpiRxData
                            *COM*:0000000000000004 SpiTxData

UNDEFINED SYMBOLS
HAL_Delay
HAL_GetTick
ARM GAS  /tmp/ccGEq9Vx.s 			page 114


HAL_RCC_GetHCLKFreq
