Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testnombre_behav xil_defaultlib.testnombre xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/ismae/OneDrive/Escritorio/GVI10_sesion7/actividad3/project_2/project_2.srcs/sim_1/new/testnombre.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
