#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 11 17:14:48 2022
# Process ID: 19784
# Current directory: C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1
# Command line: vivado.exe -log design_1_mult_accel_core_call_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mult_accel_core_call_0_0.tcl
# Log file: C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/design_1_mult_accel_core_call_0_0.vds
# Journal file: C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mult_accel_core_call_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_mult_accel_core_call_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 372.344 ; gain = 103.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_accel_core_call_0_0' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ip/design_1_mult_accel_core_call_0_0/synth/design_1_mult_accel_core_call_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_top' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_top.v:9]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call.v:133]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core.v:135]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_a' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_a.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_a_ram' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_a.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_a.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_a_ram' (1#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_a' (2#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_a.v:43]
INFO: [Synth 8-6157] synthesizing module 'vector_multiply_hw' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/vector_multiply_hw.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/vector_multiply_hw.v:60]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_cbkb' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_cbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_accel_core_call_ap_fadd_3_full_dsp_32' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'mult_accel_core_call_ap_fadd_3_full_dsp_32' (20#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_cbkb' (21#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_cbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_ccud' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_ccud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_accel_core_call_ap_fmul_2_max_dsp_32' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'mult_accel_core_call_ap_fmul_2_max_dsp_32' (29#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/ip/mult_accel_core_call_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_ccud' (30#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_ccud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'vector_multiply_hw' (31#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/vector_multiply_hw.v:10]
INFO: [Synth 8-6157] synthesizing module 'pop_stream' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/pop_stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/pop_stream.v:105]
INFO: [Synth 8-6155] done synthesizing module 'pop_stream' (32#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/pop_stream.v:10]
INFO: [Synth 8-6157] synthesizing module 'push_stream' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/push_stream.v:10]
INFO: [Synth 8-6155] done synthesizing module 'push_stream' (33#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/push_stream.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core' (34#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call' (35#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call.v:12]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_CONTROL_BUS_if' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_CONTROL_BUS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 4 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_CONTROL_BUS_if.v:195]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_CONTROL_BUS_if' (36#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_CONTROL_BUS_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_if' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_reg_slice' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:300]
	Parameter N bound to: 55 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_reg_slice' (37#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:300]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo' (38#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized0' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 4 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized0' (38#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized1' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized1' (38#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized2' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_fifo__parameterized2' (38#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:225]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_INPUT_STREAM_if' (39#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_if' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_reg_slice' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:300]
	Parameter N bound to: 55 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_reg_slice' (40#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:300]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo' (41#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized0' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 4 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized0' (41#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized1' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized1' (41#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized2' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
	Parameter DATA_BITS bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_fifo__parameterized2' (41#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_OUTPUT_STREAM_if' (42#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'mult_accel_core_call_ap_rst_if' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_ap_rst_if' (43#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mult_accel_core_call_top' (44#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_accel_core_call_0_0' (45#1) [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ip/design_1_mult_accel_core_call_0_0/synth/design_1_mult_accel_core_call_0_0.v:58]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mult_accel_core_call_CONTROL_BUS_if has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_keep_V_dout[3]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_keep_V_dout[2]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_keep_V_dout[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_keep_V_dout[0]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_strb_V_dout[3]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_strb_V_dout[2]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_strb_V_dout[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_strb_V_dout[0]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_user_V_dout[3]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_user_V_dout[2]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_user_V_dout[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_user_V_dout[0]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_last_V_dout[0]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_id_V_dout[4]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_id_V_dout[3]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_id_V_dout[2]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_id_V_dout[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_id_V_dout[0]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_dest_V_dout[4]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_dest_V_dout[3]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_dest_V_dout[2]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_dest_V_dout[1]
WARNING: [Synth 8-3331] design pop_stream has unconnected port e_dest_V_dout[0]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 525.367 ; gain = 256.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 525.367 ; gain = 256.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 525.367 ; gain = 256.246
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ip/design_1_mult_accel_core_call_0_0/constraints/mult_accel_core_call_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ip/design_1_mult_accel_core_call_0_0/constraints/mult_accel_core_call_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 735.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 736.699 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 738.266 ; gain = 2.555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 738.266 ; gain = 469.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 738.266 ; gain = 469.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 738.266 ; gain = 469.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mult_accel_core_call_CONTROL_BUS_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mult_accel_core_call_CONTROL_BUS_if'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mult_accel_core_call_INPUT_STREAM_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_INPUT_STREAM_if.v:276]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mult_accel_core_call_OUTPUT_STREAM_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_call_OUTPUT_STREAM_if.v:276]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mult_accel_core_call_CONTROL_BUS_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'mult_accel_core_call_CONTROL_BUS_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mult_accel_core_call_INPUT_STREAM_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mult_accel_core_call_OUTPUT_STREAM_reg_slice'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 738.266 ; gain = 469.145
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_ccud_U9/mult_accel_core_call_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_ccud_U9/mult_accel_core_call_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_ccud_U9/mult_accel_core_call_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_ccud_U9/mult_accel_core_call_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_ccud_U9/ce_r_reg' into 'mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/ce_r_reg' [c:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/ipshared/7a53/hdl/verilog/mult_accel_core_ccud.v:53]
INFO: [Synth 8-5546] ROM "mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/exitcond_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_accel_core_call_U/grp_mult_accel_core_fu_58/exitcond1_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_accel_core_call_U/grp_mult_accel_core_fu_58/exitcond_fu_243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_pop_stream_fu_199/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[4]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[5]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[6]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[8]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[9]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[10]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[11]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[12]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[13]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[14]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[15]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[16]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[17]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[18]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[19]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[20]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[21]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[22]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[23]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[24]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[25]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[26]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[27]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[28]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[29]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[30]' (FDE) to 'inst/mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mult_accel_core_call_CONTROL_BUS_if_U/rdata_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[50]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[51]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[52]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[53]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[54]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[45]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[46]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[47]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[48]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[49]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[40]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[41]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[42]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p2_reg[43] )
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[50]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[51]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[52]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[53]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[54]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[45]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[46]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[47]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[48]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[49]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[40]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[41]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[42]' (FDE) to 'inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mult_accel_core_call_OUTPUT_STREAM_if_U/rs/data_p1_reg[43] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 738.266 ; gain = 469.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 833.828 ; gain = 564.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 857.074 ; gain = 587.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |LUT1       |    24|
|8     |LUT2       |    67|
|9     |LUT3       |   210|
|10    |LUT4       |   210|
|11    |LUT5       |   119|
|12    |LUT6       |   117|
|13    |MUXCY      |    74|
|14    |RAMB36E1_1 |     2|
|15    |SRL16E     |    73|
|16    |XORCY      |    25|
|17    |FDCE       |    14|
|18    |FDE        |     3|
|19    |FDPE       |    70|
|20    |FDRE       |   666|
|21    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 860.184 ; gain = 378.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 860.184 ; gain = 591.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 860.184 ; gain = 598.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/design_1_mult_accel_core_call_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mult_accel_core_call_0_0, cache-ID = 9a5942dd936f3610
INFO: [Coretcl 2-1174] Renamed 129 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/project_test/project_test.runs/design_1_mult_accel_core_call_0_0_synth_1/design_1_mult_accel_core_call_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mult_accel_core_call_0_0_utilization_synth.rpt -pb design_1_mult_accel_core_call_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 17:15:28 2022...
