Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_steel_behav xil_defaultlib.tb_steel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 32 for port 'port0_address' [D:/Users/Jonathan/Documents/sphincsplus-steel/RTL/Vivado/steel_sphincs_plus/steel_sphincs_plus.srcs/sources_1/new/test_steel_soc.v:74]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 32 for port 'port1_address' [D:/Users/Jonathan/Documents/sphincsplus-steel/RTL/Vivado/steel_sphincs_plus/steel_sphincs_plus.srcs/sources_1/new/test_steel_soc.v:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
