/*
 * dw_mipi_csi_reg.h
 *
 * Copyright (c) 2019 Semidrive Semiconductor.
 * All rights reserved.
 *
 * Description: DWC mipi csi register info.
 *
 * Revision History:
 * -----------------
 */
#ifndef _DWC_MIPI_CSI2_HOST_REG_H
#define _DWC_MIPI_CSI2_HOST_REG_H


/* 0x000: VERSION */
#define VERSION_VERSION_FIELD_OFFSET 0
#define VERSION_VERSION_FIELD_SIZE 32

/* 0x004: N_LANES */
#define N_LANES_N_LANES_FIELD_OFFSET 0
#define N_LANES_N_LANES_FIELD_SIZE 3

/* 0x008: CSI2_RESETN */
#define CSI2_RESETN_CSI2_RESETN_FIELD_OFFSET 0
#define CSI2_RESETN_CSI2_RESETN_FIELD_SIZE 1

/* 0x00C: INT_ST_MAIN */
#define INT_ST_MAIN_STATUS_INT_IPI4_FIELD_OFFSET 22
#define INT_ST_MAIN_STATUS_INT_IPI4_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_IPI3_FIELD_OFFSET 21
#define INT_ST_MAIN_STATUS_INT_IPI3_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_IPI2_FIELD_OFFSET 20
#define INT_ST_MAIN_STATUS_INT_IPI2_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_IPI_FIELD_OFFSET 19
#define INT_ST_MAIN_STATUS_INT_IPI_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_LINE_FIELD_OFFSET 18
#define INT_ST_MAIN_STATUS_INT_LINE_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_PKT_FIELD_OFFSET 17
#define INT_ST_MAIN_STATUS_INT_PKT_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_PHY_FIELD_OFFSET 16
#define INT_ST_MAIN_STATUS_INT_PHY_FIELD_SIZE 1
#define INT_ST_MAIN_RESERVED_15_3_FIELD_OFFSET 3
#define INT_ST_MAIN_RESERVED_15_3_FIELD_SIZE 13
#define INT_ST_MAIN_STATUS_INT_FRAME_FATAL_FIELD_OFFSET 2
#define INT_ST_MAIN_STATUS_INT_FRAME_FATAL_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_PKT_FATAL_FIELD_OFFSET 1
#define INT_ST_MAIN_STATUS_INT_PKT_FATAL_FIELD_SIZE 1
#define INT_ST_MAIN_STATUS_INT_PHY_FATAL_FIELD_OFFSET 0
#define INT_ST_MAIN_STATUS_INT_PHY_FATAL_FIELD_SIZE 1

/* 0x010: DATA_IDS_1 */
#define DATA_IDS_1_DI3_VC_FIELD_OFFSET 30
#define DATA_IDS_1_DI3_VC_FIELD_SIZE 2
#define DATA_IDS_1_DI3_DT_FIELD_OFFSET 24
#define DATA_IDS_1_DI3_DT_FIELD_SIZE 6
#define DATA_IDS_1_DI2_VC_FIELD_OFFSET 22
#define DATA_IDS_1_DI2_VC_FIELD_SIZE 2
#define DATA_IDS_1_DI2_DT_FIELD_OFFSET 16
#define DATA_IDS_1_DI2_DT_FIELD_SIZE 6
#define DATA_IDS_1_DI1_VC_FIELD_OFFSET 14
#define DATA_IDS_1_DI1_VC_FIELD_SIZE 2
#define DATA_IDS_1_DI1_DT_FIELD_OFFSET 8
#define DATA_IDS_1_DI1_DT_FIELD_SIZE 6
#define DATA_IDS_1_DI0_VC_FIELD_OFFSET 6
#define DATA_IDS_1_DI0_VC_FIELD_SIZE 2
#define DATA_IDS_1_DI0_DT_FIELD_OFFSET 0
#define DATA_IDS_1_DI0_DT_FIELD_SIZE 6

/* 0x014: DATA_IDS_2 */
#define DATA_IDS_2_DI7_VC_FIELD_OFFSET 30
#define DATA_IDS_2_DI7_VC_FIELD_SIZE 2
#define DATA_IDS_2_DI7_DT_FIELD_OFFSET 24
#define DATA_IDS_2_DI7_DT_FIELD_SIZE 6
#define DATA_IDS_2_DI6_VC_FIELD_OFFSET 22
#define DATA_IDS_2_DI6_VC_FIELD_SIZE 2
#define DATA_IDS_2_DI6_DT_FIELD_OFFSET 16
#define DATA_IDS_2_DI6_DT_FIELD_SIZE 6
#define DATA_IDS_2_DI5_VC_FIELD_OFFSET 14
#define DATA_IDS_2_DI5_VC_FIELD_SIZE 2
#define DATA_IDS_2_DI5_DT_FIELD_OFFSET 8
#define DATA_IDS_2_DI5_DT_FIELD_SIZE 6
#define DATA_IDS_2_DI4_VC_FIELD_OFFSET 6
#define DATA_IDS_2_DI4_VC_FIELD_SIZE 2
#define DATA_IDS_2_DI4_DT_FIELD_OFFSET 0
#define DATA_IDS_2_DI4_DT_FIELD_SIZE 6

/* 0x02C: INT_ST_AP_MAIN */
#define INT_ST_AP_MAIN_STATUS_INT_IPI4_FIELD_OFFSET 14
#define INT_ST_AP_MAIN_STATUS_INT_IPI4_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI4_FIELD_OFFSET 13
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI4_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_IPI3_FIELD_OFFSET 12
#define INT_ST_AP_MAIN_STATUS_INT_IPI3_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI3_FIELD_OFFSET 11
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI3_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_IPI2_FIELD_OFFSET 10
#define INT_ST_AP_MAIN_STATUS_INT_IPI2_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI2_FIELD_OFFSET 9
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI2_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_IPI_FIELD_OFFSET 8
#define INT_ST_AP_MAIN_STATUS_INT_IPI_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FIELD_OFFSET 7
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_LINE_FIELD_OFFSET 6
#define INT_ST_AP_MAIN_STATUS_INT_LINE_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_PKT_FIELD_OFFSET 5
#define INT_ST_AP_MAIN_STATUS_INT_PKT_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_PHY_FIELD_OFFSET 4
#define INT_ST_AP_MAIN_STATUS_INT_PHY_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_FRAME_FATAL_FIELD_OFFSET 3
#define INT_ST_AP_MAIN_STATUS_INT_FRAME_FATAL_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_FIELD_OFFSET 2
#define INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_FIELD_OFFSET 1
#define INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_FIELD_SIZE 1
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_FIELD_OFFSET 0
#define INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_SHUTDOWNZ
// Register Offset : 0x40
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_SHUTDOWNZ (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x40)
#define PHY_SHUTDOWNZ_RESERVED_31_1_FIELD_OFFSET 1
#define PHY_SHUTDOWNZ_RESERVED_31_1_FIELD_SIZE 31
#define PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_FIELD_OFFSET 0
#define PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_DPHY_RSTZ
// Register Offset : 0x44
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_DPHY_RSTZ (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x44)
#define DPHY_RSTZ_RESERVED_31_1_FIELD_OFFSET 1
#define DPHY_RSTZ_RESERVED_31_1_FIELD_SIZE 31
#define DPHY_RSTZ_DPHY_RSTZ_FIELD_OFFSET 0
#define DPHY_RSTZ_DPHY_RSTZ_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_RX
// Register Offset : 0x48
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_RX (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x48)
#define PHY_RX_RESERVED_31_18_FIELD_OFFSET 18
#define PHY_RX_RESERVED_31_18_FIELD_SIZE 14
#define PHY_RX_PHY_RXCLKACTIVEHS_FIELD_OFFSET 17
#define PHY_RX_PHY_RXCLKACTIVEHS_FIELD_SIZE 1
#define PHY_RX_PHY_RXULPSCLKNOT_FIELD_OFFSET 16
#define PHY_RX_PHY_RXULPSCLKNOT_FIELD_SIZE 1
#define PHY_RX_RESERVED_15_8_FIELD_OFFSET 8
#define PHY_RX_RESERVED_15_8_FIELD_SIZE 8
#define PHY_RX_RESERVED_7_FIELD_OFFSET 7
#define PHY_RX_RESERVED_7_FIELD_SIZE 1
#define PHY_RX_RESERVED_6_FIELD_OFFSET 6
#define PHY_RX_RESERVED_6_FIELD_SIZE 1
#define PHY_RX_RESERVED_5_FIELD_OFFSET 5
#define PHY_RX_RESERVED_5_FIELD_SIZE 1
#define PHY_RX_RESERVED_4_FIELD_OFFSET 4
#define PHY_RX_RESERVED_4_FIELD_SIZE 1
#define PHY_RX_PHY_RXULPSESC_3_FIELD_OFFSET 3
#define PHY_RX_PHY_RXULPSESC_3_FIELD_SIZE 1
#define PHY_RX_PHY_RXULPSESC_2_FIELD_OFFSET 2
#define PHY_RX_PHY_RXULPSESC_2_FIELD_SIZE 1
#define PHY_RX_PHY_RXULPSESC_1_FIELD_OFFSET 1
#define PHY_RX_PHY_RXULPSESC_1_FIELD_SIZE 1
#define PHY_RX_PHY_RXULPSESC_0_FIELD_OFFSET 0
#define PHY_RX_PHY_RXULPSESC_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_STOPSTATE
// Register Offset : 0x4c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_STOPSTATE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x4c)
#define PHY_STOPSTATE_RESERVED_31_17_FIELD_OFFSET 17
#define PHY_STOPSTATE_RESERVED_31_17_FIELD_SIZE 15
#define PHY_STOPSTATE_PHY_STOPSTATECLK_FIELD_OFFSET 16
#define PHY_STOPSTATE_PHY_STOPSTATECLK_FIELD_SIZE 1
#define PHY_STOPSTATE_RESERVED_15_8_FIELD_OFFSET 8
#define PHY_STOPSTATE_RESERVED_15_8_FIELD_SIZE 8
#define PHY_STOPSTATE_RESERVED_7_FIELD_OFFSET 7
#define PHY_STOPSTATE_RESERVED_7_FIELD_SIZE 1
#define PHY_STOPSTATE_RESERVED_6_FIELD_OFFSET 6
#define PHY_STOPSTATE_RESERVED_6_FIELD_SIZE 1
#define PHY_STOPSTATE_RESERVED_5_FIELD_OFFSET 5
#define PHY_STOPSTATE_RESERVED_5_FIELD_SIZE 1
#define PHY_STOPSTATE_RESERVED_4_FIELD_OFFSET 4
#define PHY_STOPSTATE_RESERVED_4_FIELD_SIZE 1
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_3_FIELD_OFFSET 3
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_3_FIELD_SIZE 1
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_2_FIELD_OFFSET 2
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_2_FIELD_SIZE 1
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_1_FIELD_OFFSET 1
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_1_FIELD_SIZE 1
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_0_FIELD_OFFSET 0
#define PHY_STOPSTATE_PHY_STOPSTATEDATA_0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_TEST_CTRL0
// Register Offset : 0x50
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_TEST_CTRL0 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x50)
#define PHY_TEST_CTRL0_RESERVED_31_2_FIELD_OFFSET 2
#define PHY_TEST_CTRL0_RESERVED_31_2_FIELD_SIZE 30
#define PHY_TEST_CTRL0_PHY_TESTCLK_FIELD_OFFSET 1
#define PHY_TEST_CTRL0_PHY_TESTCLK_FIELD_SIZE 1
#define PHY_TEST_CTRL0_PHY_TESTCLR_FIELD_OFFSET 0
#define PHY_TEST_CTRL0_PHY_TESTCLR_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_TEST_CTRL1
// Register Offset : 0x54
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_TEST_CTRL1 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x54)
#define PHY_TEST_CTRL1_RESERVED_31_17_FIELD_OFFSET 17
#define PHY_TEST_CTRL1_RESERVED_31_17_FIELD_SIZE 15
#define PHY_TEST_CTRL1_PHY_TESTEN_FIELD_OFFSET 16
#define PHY_TEST_CTRL1_PHY_TESTEN_FIELD_SIZE 1
#define PHY_TEST_CTRL1_PHY_TESTDOUT_FIELD_OFFSET 8
#define PHY_TEST_CTRL1_PHY_TESTDOUT_FIELD_SIZE 8
#define PHY_TEST_CTRL1_PHY_TESTDIN_FIELD_OFFSET 0
#define PHY_TEST_CTRL1_PHY_TESTDIN_FIELD_SIZE 8


/* 0x080: IPI_MODE */
/* 0x200: IPI2_MODE */
/* 0x220: IPI3_MODE */
/* 0x240: IPI4_MODE */
#define IPI_MODE_IPI_ENABLE_FIELD_OFFSET 24
#define IPI_MODE_IPI_ENABLE_FIELD_SIZE 1
#define IPI_MODE_IPI_CUT_THROUGH_FIELD_OFFSET 16
#define IPI_MODE_IPI_CUT_THROUGH_FIELD_SIZE 1
#define IPI_MODE_IPI_COLOR_COM_FIELD_OFFSET 8
#define IPI_MODE_IPI_COLOR_COM_FIELD_SIZE 1
#define IPI_MODE_IPI_MODE_FIELD_OFFSET 0
#define IPI_MODE_IPI_MODE_FIELD_SIZE 1


/* 0x084: IPI_VCID */
/* 0x204: IPI2_VCID */
/* 0x224: IPI3_VCID */
/* 0x244: IPI4_VCID */
#define IPI_VCID_IP_VCID_FIELD_OFFSET 0
#define IPI_VCID_IP_VCID_FIELD_SIZE 2


/* 0x088: IPI_DATA_TYPE */
/* 0x208: IPI2_DATA_TYPE */
/* 0x228: IPI3_DATA_TYPE */
/* 0x248: IPI4_DATA_TYPE */
#define IPI_DATA_TYPE_EMBEDDED_DATA_FIELD_OFFSET 8
#define IPI_DATA_TYPE_EMBEDDED_DATA_FIELD_SIZE 1
#define IPI_DATA_TYPE_IPI_DATA_TYPE_FIELD_OFFSET 0
#define IPI_DATA_TYPE_IPI_DATA_TYPE_FIELD_SIZE 6

/* 0x08C: IPI_MEM_FLUSH */
/* 0x20C: IPI2_MEM_FLUSH */
/* 0x22C: IPI3_MEM_FLUSH */
/* 0x24C: IPI4_MEM_FLUSH */
#define IPI_MEM_FLUSH_IPI_AUTO_FLUSH_FIELD_OFFSET 8
#define IPI_MEM_FLUSH_IPI_AUTO_FLUSH_FIELD_SIZE 1
#define IPI_MEM_FLUSH_IPI_FLUSH_FIELD_OFFSET 0
#define IPI_MEM_FLUSH_IPI_FLUSH_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HSA_TIME
// Register Offset : 0x90
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HSA_TIME (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x90)
#define IPI_HSA_TIME_RESERVED_31_12_FIELD_OFFSET 12
#define IPI_HSA_TIME_RESERVED_31_12_FIELD_SIZE 20
#define IPI_HSA_TIME_IPI_HSA_TIME_FIELD_OFFSET 0
#define IPI_HSA_TIME_IPI_HSA_TIME_FIELD_SIZE 12


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HBP_TIME
// Register Offset : 0x94
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HBP_TIME (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x94)
#define IPI_HBP_TIME_RESERVED_31_12_FIELD_OFFSET 12
#define IPI_HBP_TIME_RESERVED_31_12_FIELD_SIZE 20
#define IPI_HBP_TIME_IPI_HBP_TIME_FIELD_OFFSET 0
#define IPI_HBP_TIME_IPI_HBP_TIME_FIELD_SIZE 12


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HSD_TIME
// Register Offset : 0x98
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HSD_TIME (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x98)
#define IPI_HSD_TIME_RESERVED_31_12_FIELD_OFFSET 12
#define IPI_HSD_TIME_RESERVED_31_12_FIELD_SIZE 20
#define IPI_HSD_TIME_IPI_HSD_TIME_FIELD_OFFSET 0
#define IPI_HSD_TIME_IPI_HSD_TIME_FIELD_SIZE 12

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HLINE_TIME
// Register Offset : 0x9c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_HLINE_TIME (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x9c)
#define IPI_HLINE_TIME_RESERVED_31_15_FIELD_OFFSET 15
#define IPI_HLINE_TIME_RESERVED_31_15_FIELD_SIZE 17
#define IPI_HLINE_TIME_IPI_HLINE_TIME_FIELD_OFFSET 0
#define IPI_HLINE_TIME_IPI_HLINE_TIME_FIELD_SIZE 15


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_SOFTRSTN
// Register Offset : 0xa0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_SOFTRSTN (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xa0)
#define IPI_SOFTRSTN_RESERVED_31_13_FIELD_OFFSET 13
#define IPI_SOFTRSTN_RESERVED_31_13_FIELD_SIZE 19
#define IPI_SOFTRSTN_IPI4_SOFTRSTN_FIELD_OFFSET 12
#define IPI_SOFTRSTN_IPI4_SOFTRSTN_FIELD_SIZE 1
#define IPI_SOFTRSTN_RESERVED_11_9_FIELD_OFFSET 9
#define IPI_SOFTRSTN_RESERVED_11_9_FIELD_SIZE 3
#define IPI_SOFTRSTN_IPI3_SOFTRSTN_FIELD_OFFSET 8
#define IPI_SOFTRSTN_IPI3_SOFTRSTN_FIELD_SIZE 1
#define IPI_SOFTRSTN_RESERVED_7_5_FIELD_OFFSET 5
#define IPI_SOFTRSTN_RESERVED_7_5_FIELD_SIZE 3
#define IPI_SOFTRSTN_IPI2_SOFTRSTN_FIELD_OFFSET 4
#define IPI_SOFTRSTN_IPI2_SOFTRSTN_FIELD_SIZE 1
#define IPI_SOFTRSTN_RESERVED_3_1_FIELD_OFFSET 1
#define IPI_SOFTRSTN_RESERVED_3_1_FIELD_SIZE 3
#define IPI_SOFTRSTN_IPI_SOFTRSTN_FIELD_OFFSET 0
#define IPI_SOFTRSTN_IPI_SOFTRSTN_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_ADV_FEATURES
// Register Offset : 0xac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_ADV_FEATURES (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xac)
#define IPI_ADV_FEATURES_RESERVED_31_25_FIELD_OFFSET 25
#define IPI_ADV_FEATURES_RESERVED_31_25_FIELD_SIZE 7
#define IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_FIELD_OFFSET 24
#define IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_FIELD_SIZE 1
#define IPI_ADV_FEATURES_RESERVED_23_22_FIELD_OFFSET 22
#define IPI_ADV_FEATURES_RESERVED_23_22_FIELD_SIZE 2
#define IPI_ADV_FEATURES_EN_EMBEDDED_FIELD_OFFSET 21
#define IPI_ADV_FEATURES_EN_EMBEDDED_FIELD_SIZE 1
#define IPI_ADV_FEATURES_EN_BLANKING_FIELD_OFFSET 20
#define IPI_ADV_FEATURES_EN_BLANKING_FIELD_SIZE 1
#define IPI_ADV_FEATURES_EN_NULL_FIELD_OFFSET 19
#define IPI_ADV_FEATURES_EN_NULL_FIELD_SIZE 1
#define IPI_ADV_FEATURES_EN_LINE_START_FIELD_OFFSET 18
#define IPI_ADV_FEATURES_EN_LINE_START_FIELD_SIZE 1
#define IPI_ADV_FEATURES_EN_VIDEO_FIELD_OFFSET 17
#define IPI_ADV_FEATURES_EN_VIDEO_FIELD_SIZE 1
#define IPI_ADV_FEATURES_LINE_EVENT_SELECTION_FIELD_OFFSET 16
#define IPI_ADV_FEATURES_LINE_EVENT_SELECTION_FIELD_SIZE 1
#define IPI_ADV_FEATURES_RESERVED_15_14_FIELD_OFFSET 14
#define IPI_ADV_FEATURES_RESERVED_15_14_FIELD_SIZE 2
#define IPI_ADV_FEATURES_IPI_DT_FIELD_OFFSET 8
#define IPI_ADV_FEATURES_IPI_DT_FIELD_SIZE 6
#define IPI_ADV_FEATURES_RESERVED_7_1_FIELD_OFFSET 1
#define IPI_ADV_FEATURES_RESERVED_7_1_FIELD_SIZE 7
#define IPI_ADV_FEATURES_IPI_DT_OVERWRITE_FIELD_OFFSET 0
#define IPI_ADV_FEATURES_IPI_DT_OVERWRITE_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VSA_LINES
// Register Offset : 0xb0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VSA_LINES (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xb0)
#define IPI_VSA_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define IPI_VSA_LINES_RESERVED_31_10_FIELD_SIZE 22
#define IPI_VSA_LINES_IPI_VSA_LINES_FIELD_OFFSET 0
#define IPI_VSA_LINES_IPI_VSA_LINES_FIELD_SIZE 10

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VBP_LINES
// Register Offset : 0xb4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VBP_LINES (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xb4)
#define IPI_VBP_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define IPI_VBP_LINES_RESERVED_31_10_FIELD_SIZE 22
#define IPI_VBP_LINES_IPI_VBP_LINES_FIELD_OFFSET 0
#define IPI_VBP_LINES_IPI_VBP_LINES_FIELD_SIZE 10


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VFP_LINES
// Register Offset : 0xb8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VFP_LINES (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xb8)
#define IPI_VFP_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define IPI_VFP_LINES_RESERVED_31_10_FIELD_SIZE 22
#define IPI_VFP_LINES_IPI_VFP_LINES_FIELD_OFFSET 0
#define IPI_VFP_LINES_IPI_VFP_LINES_FIELD_SIZE 10


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VACTIVE_LINES
// Register Offset : 0xbc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_VACTIVE_LINES (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xbc)
#define IPI_VACTIVE_LINES_RESERVED_31_14_FIELD_OFFSET 14
#define IPI_VACTIVE_LINES_RESERVED_31_14_FIELD_SIZE 18
#define IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_FIELD_OFFSET 0
#define IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_FIELD_SIZE 14


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_CAL
// Register Offset : 0xcc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_PHY_CAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xcc)
#define PHY_CAL_RESERVED_31_1_FIELD_OFFSET 1
#define PHY_CAL_RESERVED_31_1_FIELD_SIZE 31
#define PHY_CAL_RXSKEWCALHS_FIELD_OFFSET 0
#define PHY_CAL_RXSKEWCALHS_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PHY_FATAL
// Register Offset : 0xe0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PHY_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xe0)
#define INT_ST_PHY_FATAL_RESERVED_31_19_FIELD_OFFSET 19
#define INT_ST_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_ST_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_ST_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_ST_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_ST_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_ST_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_ST_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_ST_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_ST_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PHY_FATAL
// Register Offset : 0xe4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PHY_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xe4)
#define INT_MSK_PHY_FATAL_RESERVED_31_19_FIELD_OFFSET 19
#define INT_MSK_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_MSK_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_MSK_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_MSK_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_MSK_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_MSK_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_MSK_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_MSK_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_MSK_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PHY_FATAL
// Register Offset : 0xe8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PHY_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xe8)
#define INT_FORCE_PHY_FATAL_RESERVED_31_19_FIELD_OFFSET 19
#define INT_FORCE_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_FORCE_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_FORCE_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_FORCE_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_FORCE_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_FORCE_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_FORCE_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_FORCE_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_FORCE_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PKT_FATAL
// Register Offset : 0xf0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xf0)
#define INT_ST_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_ST_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_ST_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_ST_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_ST_PKT_FATAL_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_ST_PKT_FATAL_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_ST_PKT_FATAL_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_ST_PKT_FATAL_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_ST_PKT_FATAL_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_ST_PKT_FATAL_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_ST_PKT_FATAL_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_ST_PKT_FATAL_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PKT_FATAL
// Register Offset : 0xf4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xf4)
#define INT_MSK_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_MSK_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_MSK_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_MSK_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_MSK_PKT_FATAL_MASK_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_MSK_PKT_FATAL_MASK_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_PKT_FATAL_MASK_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_MSK_PKT_FATAL_MASK_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_PKT_FATAL_MASK_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_MSK_PKT_FATAL_MASK_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_PKT_FATAL_MASK_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_MSK_PKT_FATAL_MASK_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PKT_FATAL
// Register Offset : 0xf8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0xf8)
#define INT_FORCE_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_FORCE_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_FORCE_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_FORCE_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_FORCE_PKT_FATAL_FORCE_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_FORCE_PKT_FATAL_FORCE_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_PKT_FATAL_FORCE_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_FORCE_PKT_FATAL_FORCE_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_PKT_FATAL_FORCE_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_FORCE_PKT_FATAL_FORCE_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_PKT_FATAL_FORCE_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_FORCE_PKT_FATAL_FORCE_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FRAME_FATAL
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x100)
#define INT_ST_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_ST_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_ST_FRAME_FATAL_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_ST_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_ST_FRAME_FATAL_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_ST_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_ST_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FRAME_FATAL
// Register Offset : 0x104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x104)
#define INT_MSK_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_MSK_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_MSK_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_MSK_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_MSK_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_MSK_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FRAME_FATAL
// Register Offset : 0x108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x108)
#define INT_FORCE_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_FORCE_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_FORCE_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_FORCE_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_FORCE_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PHY
// Register Offset : 0x110
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x110)
#define INT_ST_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_ST_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_ST_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_ST_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_ST_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_ST_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_ST_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_ST_PHY_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_ST_PHY_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_ST_PHY_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_ST_PHY_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_ST_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_ST_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_ST_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_ST_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_ST_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_ST_PHY_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_ST_PHY_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_ST_PHY_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_ST_PHY_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_ST_PHY_PHY_ERRSOTHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PHY
// Register Offset : 0x114
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x114)
#define INT_MSK_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_MSK_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_MSK_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_MSK_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_MSK_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_MSK_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_MSK_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_MSK_PHY_MASK_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_MSK_PHY_MASK_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_MSK_PHY_MASK_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_MSK_PHY_MASK_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_MSK_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_MSK_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_MSK_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_MSK_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_MSK_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PHY
// Register Offset : 0x118
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x118)
#define INT_FORCE_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_FORCE_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_FORCE_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_FORCE_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_FORCE_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_FORCE_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_FORCE_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_FORCE_PHY_FORCE_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_FORCE_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_FORCE_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_FORCE_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_FORCE_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_FORCE_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PKT
// Register Offset : 0x120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x120)
#define INT_ST_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_ST_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_ST_PKT_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_ST_PKT_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_PKT_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_ST_PKT_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_PKT_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_ST_PKT_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_PKT_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_ST_PKT_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_ST_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_ST_PKT_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_ST_PKT_ERR_ID_VC3_FIELD_SIZE 1
#define INT_ST_PKT_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_ST_PKT_ERR_ID_VC2_FIELD_SIZE 1
#define INT_ST_PKT_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_ST_PKT_ERR_ID_VC1_FIELD_SIZE 1
#define INT_ST_PKT_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_ST_PKT_ERR_ID_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PKT
// Register Offset : 0x124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x124)
#define INT_MSK_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_MSK_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_MSK_PKT_MASK_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_MSK_PKT_MASK_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_MSK_PKT_MASK_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_MSK_PKT_MASK_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_MSK_PKT_MASK_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_MSK_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_MSK_PKT_MASK_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_MSK_PKT_MASK_ERR_ID_VC3_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_MSK_PKT_MASK_ERR_ID_VC2_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_MSK_PKT_MASK_ERR_ID_VC1_FIELD_SIZE 1
#define INT_MSK_PKT_MASK_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_MSK_PKT_MASK_ERR_ID_VC0_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PKT
// Register Offset : 0x128
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x128)
#define INT_FORCE_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_FORCE_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_FORCE_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_FORCE_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_FORCE_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_FORCE_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_FORCE_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_FORCE_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_FORCE_PKT_FORCE_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_FORCE_PKT_FORCE_ERR_ID_VC3_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_FORCE_PKT_FORCE_ERR_ID_VC2_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_FORCE_PKT_FORCE_ERR_ID_VC1_FIELD_SIZE 1
#define INT_FORCE_PKT_FORCE_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_FORCE_PKT_FORCE_ERR_ID_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_LINE
// Register Offset : 0x130
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x130)
#define INT_ST_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_ST_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_ST_LINE_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_ST_LINE_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_ST_LINE_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_ST_LINE_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_ST_LINE_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_ST_LINE_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_ST_LINE_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_ST_LINE_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_ST_LINE_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_ST_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_ST_LINE_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_LINE
// Register Offset : 0x134
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x134)
#define INT_MSK_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_MSK_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_MSK_LINE_MASK_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_MSK_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_MSK_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_LINE
// Register Offset : 0x138
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x138)
#define INT_FORCE_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_FORCE_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_FORCE_LINE_FORCE_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_FORCE_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_FORCE_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI
// Register Offset : 0x140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x140)
#define INT_ST_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_IPI_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_IPI_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_IPI_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_IPI_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_IPI_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_IPI_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_IPI_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_IPI_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_IPI_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_IPI_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI
// Register Offset : 0x144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x144)
#define INT_MSK_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_IPI_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_IPI_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_IPI_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_IPI_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_IPI_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_IPI_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI
// Register Offset : 0x148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x148)
#define INT_FORCE_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_IPI_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_IPI_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_IPI_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_IPI_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_IPI_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_IPI_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI2
// Register Offset : 0x150
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x150)
#define INT_ST_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_IPI2_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_IPI2_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI2_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_IPI2_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_IPI2_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_IPI2_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_IPI2_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_IPI2_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_IPI2_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_IPI2_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI2_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_IPI2_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI2
// Register Offset : 0x154
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x154)
#define INT_MSK_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_IPI2_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_IPI2_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI2_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_IPI2_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_IPI2_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_IPI2_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_IPI2_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI2
// Register Offset : 0x158
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x158)
#define INT_FORCE_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_IPI2_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_IPI2_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_IPI2_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_IPI2_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_IPI2_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI3
// Register Offset : 0x160
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x160)
#define INT_ST_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_IPI3_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_IPI3_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI3_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_IPI3_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_IPI3_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_IPI3_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_IPI3_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_IPI3_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_IPI3_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_IPI3_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI3_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_IPI3_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI3
// Register Offset : 0x164
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x164)
#define INT_MSK_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_IPI3_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_IPI3_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI3_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_IPI3_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_IPI3_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_IPI3_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_IPI3_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI3
// Register Offset : 0x168
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x168)
#define INT_FORCE_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_IPI3_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_IPI3_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_IPI3_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_IPI3_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_IPI3_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI4
// Register Offset : 0x170
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x170)
#define INT_ST_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_IPI4_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_IPI4_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI4_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_IPI4_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_IPI4_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_IPI4_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_IPI4_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_IPI4_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_IPI4_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_IPI4_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_IPI4_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_IPI4_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI4
// Register Offset : 0x174
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x174)
#define INT_MSK_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_IPI4_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_IPI4_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI4_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_IPI4_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_IPI4_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_IPI4_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_IPI4_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI4
// Register Offset : 0x178
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x178)
#define INT_FORCE_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_IPI4_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_IPI4_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_IPI4_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_IPI4_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_IPI4_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_GENERIC
// Register Offset : 0x180
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_GENERIC (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x180)
#define INT_ST_AP_GENERIC_RESERVED_31_20_FIELD_OFFSET 20
#define INT_ST_AP_GENERIC_RESERVED_31_20_FIELD_SIZE 12
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_OFFSET 19
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_OFFSET 18
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_OFFSET 17
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_OFFSET 16
#define INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_OFFSET 15
#define INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_OFFSET 14
#define INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_ERR_HANDLER_AP_ERR_FIELD_OFFSET 13
#define INT_ST_AP_GENERIC_ERR_HANDLER_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_FIELD_OFFSET 12
#define INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_FIELD_OFFSET 10
#define INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_FIELD_SIZE 2
#define INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_FIELD_OFFSET 8
#define INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_FIELD_SIZE 2
#define INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_FIELD_OFFSET 7
#define INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_FIELD_OFFSET 6
#define INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_RESERVED_5_FIELD_OFFSET 5
#define INT_ST_AP_GENERIC_RESERVED_5_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_FIELD_OFFSET 4
#define INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_FIELD_SIZE 1
#define INT_ST_AP_GENERIC_REG_BANK_AP_ERR_FIELD_OFFSET 2
#define INT_ST_AP_GENERIC_REG_BANK_AP_ERR_FIELD_SIZE 2
#define INT_ST_AP_GENERIC_APB_AP_ERR_FIELD_OFFSET 0
#define INT_ST_AP_GENERIC_APB_AP_ERR_FIELD_SIZE 2


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_GENERIC
// Register Offset : 0x184
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_GENERIC (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x184)
#define INT_MSK_AP_GENERIC_RESERVED_31_20_FIELD_OFFSET 20
#define INT_MSK_AP_GENERIC_RESERVED_31_20_FIELD_SIZE 12
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_OFFSET 19
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_OFFSET 18
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_OFFSET 17
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_OFFSET 16
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_OFFSET 15
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_OFFSET 14
#define INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_ERR_HANDLER_AP_ERR_FIELD_OFFSET 13
#define INT_MSK_AP_GENERIC_MSK_ERR_HANDLER_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_FIELD_OFFSET 12
#define INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_FIELD_OFFSET 10
#define INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_FIELD_SIZE 2
#define INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_FIELD_OFFSET 8
#define INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_FIELD_SIZE 2
#define INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_FIELD_OFFSET 7
#define INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_FIELD_OFFSET 6
#define INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_RESERVED_5_FIELD_OFFSET 5
#define INT_MSK_AP_GENERIC_RESERVED_5_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_FIELD_OFFSET 4
#define INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_FIELD_SIZE 1
#define INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_FIELD_OFFSET 2
#define INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_FIELD_SIZE 2
#define INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_FIELD_OFFSET 0
#define INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_FIELD_SIZE 2


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_GENERIC
// Register Offset : 0x188
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_GENERIC (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x188)
#define INT_FORCE_AP_GENERIC_RESERVED_31_20_FIELD_OFFSET 20
#define INT_FORCE_AP_GENERIC_RESERVED_31_20_FIELD_SIZE 12
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_OFFSET 19
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_4IF_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_OFFSET 18
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_3IF_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_OFFSET 17
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_2IF_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_OFFSET 16
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_OFFSET 15
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_OFFSET 14
#define INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLER_AP_ERR_FIELD_OFFSET 13
#define INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLER_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_FIELD_OFFSET 12
#define INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_FIELD_OFFSET 10
#define INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_FIELD_SIZE 2
#define INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_FIELD_OFFSET 8
#define INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_FIELD_SIZE 2
#define INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_FIELD_OFFSET 7
#define INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_FIELD_OFFSET 6
#define INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_RESERVED_5_FIELD_OFFSET 5
#define INT_FORCE_AP_GENERIC_RESERVED_5_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_FIELD_OFFSET 4
#define INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_FIELD_OFFSET 2
#define INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_FIELD_SIZE 2
#define INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_FIELD_OFFSET 0
#define INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_FIELD_SIZE 2


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI
// Register Offset : 0x190
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x190)
#define INT_ST_AP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_AP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_AP_IPI_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_ST_AP_IPI_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI_CRC_ERR_FIELD_OFFSET 4
#define INT_ST_AP_IPI_CRC_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_ST_AP_IPI_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_ST_AP_IPI_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_ST_AP_IPI_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_ST_AP_IPI_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI
// Register Offset : 0x194
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x194)
#define INT_MSK_AP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_AP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_AP_IPI_MSK_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_MSK_AP_IPI_MSK_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI_MSK_CRC_ERR_FIELD_OFFSET 4
#define INT_MSK_AP_IPI_MSK_CRC_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI_MSK_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_MSK_AP_IPI_MSK_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI_MSK_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_MSK_AP_IPI_MSK_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI_MSK_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_MSK_AP_IPI_MSK_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI_MSK_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_MSK_AP_IPI_MSK_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI
// Register Offset : 0x198
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x198)
#define INT_FORCE_AP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_AP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_AP_IPI_FORCE_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_FORCE_AP_IPI_FORCE_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI_FORCE_CRC_ERR_FIELD_OFFSET 4
#define INT_FORCE_AP_IPI_FORCE_CRC_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI_FORCE_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_FORCE_AP_IPI_FORCE_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI_FORCE_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_FORCE_AP_IPI_FORCE_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI_FORCE_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_FORCE_AP_IPI_FORCE_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI_FORCE_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_FORCE_AP_IPI_FORCE_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI2
// Register Offset : 0x1a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1a0)
#define INT_ST_AP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_AP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_AP_IPI2_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_ST_AP_IPI2_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI2_CRC_ERR_FIELD_OFFSET 4
#define INT_ST_AP_IPI2_CRC_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI2_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_ST_AP_IPI2_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI2_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_ST_AP_IPI2_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI2_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_ST_AP_IPI2_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI2_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_ST_AP_IPI2_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI2
// Register Offset : 0x1a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1a4)
#define INT_MSK_AP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_AP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_AP_IPI2_MSK_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_MSK_AP_IPI2_MSK_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI2_MSK_CRC_ERR_FIELD_OFFSET 4
#define INT_MSK_AP_IPI2_MSK_CRC_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI2_MSK_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_MSK_AP_IPI2_MSK_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI2_MSK_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_MSK_AP_IPI2_MSK_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI2_MSK_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_MSK_AP_IPI2_MSK_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI2_MSK_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_MSK_AP_IPI2_MSK_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI2
// Register Offset : 0x1a8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1a8)
#define INT_FORCE_AP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_AP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_AP_IPI2_FORCE_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_FORCE_AP_IPI2_FORCE_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI2_FORCE_CRC_ERR_FIELD_OFFSET 4
#define INT_FORCE_AP_IPI2_FORCE_CRC_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI2_FORCE_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_FORCE_AP_IPI2_FORCE_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI2_FORCE_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_FORCE_AP_IPI2_FORCE_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI2_FORCE_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_FORCE_AP_IPI2_FORCE_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI2_FORCE_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_FORCE_AP_IPI2_FORCE_PARITY_TX_ERR_FIELD_SIZE 1



//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI3
// Register Offset : 0x1b0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1b0)
#define INT_ST_AP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_AP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_AP_IPI3_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_ST_AP_IPI3_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI3_CRC_ERR_FIELD_OFFSET 4
#define INT_ST_AP_IPI3_CRC_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI3_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_ST_AP_IPI3_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI3_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_ST_AP_IPI3_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI3_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_ST_AP_IPI3_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI3_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_ST_AP_IPI3_PARITY_TX_ERR_FIELD_SIZE 1

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI3
// Register Offset : 0x1b4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1b4)
#define INT_MSK_AP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_AP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_AP_IPI3_MSK_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_MSK_AP_IPI3_MSK_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI3_MSK_CRC_ERR_FIELD_OFFSET 4
#define INT_MSK_AP_IPI3_MSK_CRC_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI3_MSK_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_MSK_AP_IPI3_MSK_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI3_MSK_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_MSK_AP_IPI3_MSK_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI3_MSK_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_MSK_AP_IPI3_MSK_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI3_MSK_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_MSK_AP_IPI3_MSK_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI3
// Register Offset : 0x1b8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1b8)
#define INT_FORCE_AP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_AP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_AP_IPI3_FORCE_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_FORCE_AP_IPI3_FORCE_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI3_FORCE_CRC_ERR_FIELD_OFFSET 4
#define INT_FORCE_AP_IPI3_FORCE_CRC_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI3_FORCE_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_FORCE_AP_IPI3_FORCE_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI3_FORCE_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_FORCE_AP_IPI3_FORCE_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI3_FORCE_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_FORCE_AP_IPI3_FORCE_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI3_FORCE_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_FORCE_AP_IPI3_FORCE_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI4
// Register Offset : 0x1c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_AP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1c0)
#define INT_ST_AP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_AP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_AP_IPI4_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_ST_AP_IPI4_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI4_CRC_ERR_FIELD_OFFSET 4
#define INT_ST_AP_IPI4_CRC_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI4_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_ST_AP_IPI4_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI4_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_ST_AP_IPI4_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI4_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_ST_AP_IPI4_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_ST_AP_IPI4_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_ST_AP_IPI4_PARITY_TX_ERR_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI4
// Register Offset : 0x1c4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_AP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1c4)
#define INT_MSK_AP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_AP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_AP_IPI4_MSK_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_MSK_AP_IPI4_MSK_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI4_MSK_CRC_ERR_FIELD_OFFSET 4
#define INT_MSK_AP_IPI4_MSK_CRC_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI4_MSK_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_MSK_AP_IPI4_MSK_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI4_MSK_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_MSK_AP_IPI4_MSK_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI4_MSK_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_MSK_AP_IPI4_MSK_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_MSK_AP_IPI4_MSK_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_MSK_AP_IPI4_MSK_PARITY_TX_ERR_FIELD_SIZE 1

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI4
// Register Offset : 0x1c8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_AP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x1c8)
#define INT_FORCE_AP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_AP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_AP_IPI4_FORCE_REDUNDANCY_ERR_FIELD_OFFSET 5
#define INT_FORCE_AP_IPI4_FORCE_REDUNDANCY_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI4_FORCE_CRC_ERR_FIELD_OFFSET 4
#define INT_FORCE_AP_IPI4_FORCE_CRC_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI4_FORCE_ECC_MULTIPLE_ERR_FIELD_OFFSET 3
#define INT_FORCE_AP_IPI4_FORCE_ECC_MULTIPLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI4_FORCE_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_FORCE_AP_IPI4_FORCE_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI4_FORCE_PARITY_RX_ERR_FIELD_OFFSET 1
#define INT_FORCE_AP_IPI4_FORCE_PARITY_RX_ERR_FIELD_SIZE 1
#define INT_FORCE_AP_IPI4_FORCE_PARITY_TX_ERR_FIELD_OFFSET 0
#define INT_FORCE_AP_IPI4_FORCE_PARITY_TX_ERR_FIELD_SIZE 1



//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_RAM_ERR_LOG_AP
// Register Offset : 0x2e0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_RAM_ERR_LOG_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2e0)
#define IPI_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_OFFSET 5
#define IPI_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_SIZE 27
#define IPI_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_OFFSET 0
#define IPI_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_SIZE 5

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_RAM_ERR_ADDR_AP
// Register Offset : 0x2e4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI_RAM_ERR_ADDR_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2e4)
#define IPI_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_OFFSET 12
#define IPI_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_SIZE 20
#define IPI_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_OFFSET 0
#define IPI_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_SIZE 12


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI2_RAM_ERR_LOG_AP
// Register Offset : 0x2e8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI2_RAM_ERR_LOG_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2e8)
#define IPI2_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_OFFSET 5
#define IPI2_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_SIZE 27
#define IPI2_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_OFFSET 0
#define IPI2_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_SIZE 5


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI2_RAM_ERR_ADDR_AP
// Register Offset : 0x2ec
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI2_RAM_ERR_ADDR_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2ec)
#define IPI2_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_OFFSET 12
#define IPI2_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_SIZE 20
#define IPI2_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_OFFSET 0
#define IPI2_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_SIZE 12


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI3_RAM_ERR_LOG_AP
// Register Offset : 0x2f0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI3_RAM_ERR_LOG_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2f0)
#define IPI3_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_OFFSET 5
#define IPI3_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_SIZE 27
#define IPI3_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_OFFSET 0
#define IPI3_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_SIZE 5

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI3_RAM_ERR_ADDR_AP
// Register Offset : 0x2f4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI3_RAM_ERR_ADDR_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2f4)
#define IPI3_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_OFFSET 12
#define IPI3_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_SIZE 20
#define IPI3_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_OFFSET 0
#define IPI3_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_SIZE 12

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI4_RAM_ERR_LOG_AP
// Register Offset : 0x2f8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI4_RAM_ERR_LOG_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2f8)
#define IPI4_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_OFFSET 5
#define IPI4_RAM_ERR_LOG_AP_RESERVED_31_5_FIELD_SIZE 27
#define IPI4_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_OFFSET 0
#define IPI4_RAM_ERR_LOG_AP_NR_ADDR_LOG_FIELD_SIZE 5

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI4_RAM_ERR_ADDR_AP
// Register Offset : 0x2fc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_IPI4_RAM_ERR_ADDR_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x2fc)
#define IPI4_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_OFFSET 12
#define IPI4_RAM_ERR_ADDR_AP_RESERVED_31_12_FIELD_SIZE 20
#define IPI4_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_OFFSET 0
#define IPI4_RAM_ERR_ADDR_AP_ADDR_ERR_FIELD_SIZE 12


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING
// Register Offset : 0x300
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x300)
#define SCRAMBLING_RESERVED_31_1_FIELD_OFFSET 1
#define SCRAMBLING_RESERVED_31_1_FIELD_SIZE 31
#define SCRAMBLING_SCRAMBLE_ENABLE_FIELD_OFFSET 0
#define SCRAMBLING_SCRAMBLE_ENABLE_FIELD_SIZE 1

// Register Offset : 0x304
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED1 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x304)
#define SCRAMBLING_SEED1_RESERVED_31_16_FIELD_OFFSET 16
#define SCRAMBLING_SEED1_RESERVED_31_16_FIELD_SIZE 16
#define SCRAMBLING_SEED1_SCRAMBLE_SEED_LANE1_FIELD_OFFSET 0
#define SCRAMBLING_SEED1_SCRAMBLE_SEED_LANE1_FIELD_SIZE 16


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED2
// Register Offset : 0x308
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x308)
#define SCRAMBLING_SEED2_RESERVED_31_16_FIELD_OFFSET 16
#define SCRAMBLING_SEED2_RESERVED_31_16_FIELD_SIZE 16
#define SCRAMBLING_SEED2_SCRAMBLE_SEED_LANE2_FIELD_OFFSET 0
#define SCRAMBLING_SEED2_SCRAMBLE_SEED_LANE2_FIELD_SIZE 16

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED3
// Register Offset : 0x30c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x30c)
#define SCRAMBLING_SEED3_RESERVED_31_16_FIELD_OFFSET 16
#define SCRAMBLING_SEED3_RESERVED_31_16_FIELD_SIZE 16
#define SCRAMBLING_SEED3_SCRAMBLE_SEED_LANE3_FIELD_OFFSET 0
#define SCRAMBLING_SEED3_SCRAMBLE_SEED_LANE3_FIELD_SIZE 16


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED4
// Register Offset : 0x310
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_SCRAMBLING_SEED4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x310)
#define SCRAMBLING_SEED4_RESERVED_31_16_FIELD_OFFSET 16
#define SCRAMBLING_SEED4_RESERVED_31_16_FIELD_SIZE 16
#define SCRAMBLING_SEED4_SCRAMBLE_SEED_LANE4_FIELD_OFFSET 0
#define SCRAMBLING_SEED4_SCRAMBLE_SEED_LANE4_FIELD_SIZE 16


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_N_SYNC
// Register Offset : 0x340
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_N_SYNC (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x340)
#define N_SYNC_RESERVED_31_3_FIELD_OFFSET 3
#define N_SYNC_RESERVED_31_3_FIELD_SIZE 29
#define N_SYNC_N_MAX_SYNC_FIELD_OFFSET 0
#define N_SYNC_N_MAX_SYNC_FIELD_SIZE 3


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_CTRL_AP
// Register Offset : 0x344
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_CTRL_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x344)
#define ERR_INJ_CTRL_AP_RESERVED_31_4_FIELD_OFFSET 4
#define ERR_INJ_CTRL_AP_RESERVED_31_4_FIELD_SIZE 28
#define ERR_INJ_CTRL_AP_ERR_INJ_IPI_SEL_FIELD_OFFSET 1
#define ERR_INJ_CTRL_AP_ERR_INJ_IPI_SEL_FIELD_SIZE 3
#define ERR_INJ_CTRL_AP_ERR_INJ_EN_FIELD_OFFSET 0
#define ERR_INJ_CTRL_AP_ERR_INJ_EN_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_CHK_MSK_AP
// Register Offset : 0x348
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_CHK_MSK_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x348)
#define ERR_INJ_CHK_MSK_AP_RESERVED_31_8_FIELD_OFFSET 8
#define ERR_INJ_CHK_MSK_AP_RESERVED_31_8_FIELD_SIZE 24
#define ERR_INJ_CHK_MSK_AP_ERR_INJ_CHK_MASK_FIELD_OFFSET 0
#define ERR_INJ_CHK_MSK_AP_ERR_INJ_CHK_MASK_FIELD_SIZE 8

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_DH32_MSK_AP
// Register Offset : 0x34c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_DH32_MSK_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x34c)
#define ERR_INJ_DH32_MSK_AP_ERR_INJ_DH32_MASK_FIELD_OFFSET 0
#define ERR_INJ_DH32_MSK_AP_ERR_INJ_DH32_MASK_FIELD_SIZE 32


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_DL32_MSK_AP
// Register Offset : 0x350
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_DL32_MSK_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x350)
#define ERR_INJ_DL32_MSK_AP_ERR_INJ_DL32_MASK_FIELD_OFFSET 0
#define ERR_INJ_DL32_MSK_AP_ERR_INJ_DL32_MASK_FIELD_SIZE 32


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_ST_AP
// Register Offset : 0x354
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_ERR_INJ_ST_AP (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x354)
#define ERR_INJ_ST_AP_RESERVED_31_1_FIELD_OFFSET 1
#define ERR_INJ_ST_AP_RESERVED_31_1_FIELD_SIZE 31
#define ERR_INJ_ST_AP_ERR_INJ_END_FIELD_OFFSET 0
#define ERR_INJ_ST_AP_ERR_INJ_END_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PHY_FATAL
// Register Offset : 0x360
// Description     :
//--------------------------------------------------------------------------
#define INT_ST_FAP_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_ST_FAP_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_ST_FAP_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_ST_FAP_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_ST_FAP_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_FAP_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_FAP_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_ST_FAP_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_ST_FAP_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_ST_FAP_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_ST_FAP_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_ST_FAP_PHY_FATAL_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PHY_FATAL
// Register Offset : 0x364
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PHY_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x364)
#define INT_MSK_FAP_PHY_FATAL_RESERVED_31_19_FIELD_OFFSET 19
#define INT_MSK_FAP_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_MSK_FAP_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_MSK_FAP_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_MSK_FAP_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_MSK_FAP_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_FAP_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_FAP_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_MSK_FAP_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_MSK_FAP_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_MSK_FAP_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_MSK_FAP_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_MSK_FAP_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PHY_FATAL
// Register Offset : 0x368
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PHY_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x368)
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_31_19_FIELD_OFFSET 19
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_31_19_FIELD_SIZE 13
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_18_FIELD_OFFSET 18
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_18_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_17_FIELD_OFFSET 17
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_17_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_16_FIELD_OFFSET 16
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_16_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_7_FIELD_OFFSET 7
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_7_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_6_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_5_FIELD_OFFSET 5
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_5_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_4_FIELD_OFFSET 4
#define INT_FORCE_FAP_PHY_FATAL_RESERVED_4_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FIELD_OFFSET 3
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_3_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FIELD_OFFSET 2
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_2_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FIELD_OFFSET 1
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FIELD_OFFSET 0
#define INT_FORCE_FAP_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PKT_FATAL
// Register Offset : 0x370
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x370)
#define INT_ST_FAP_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_ST_FAP_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_ST_FAP_PKT_FATAL_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_ST_FAP_PKT_FATAL_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_ST_FAP_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_ST_FAP_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_ST_FAP_PKT_FATAL_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_ST_FAP_PKT_FATAL_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_ST_FAP_PKT_FATAL_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_ST_FAP_PKT_FATAL_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_ST_FAP_PKT_FATAL_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_ST_FAP_PKT_FATAL_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_ST_FAP_PKT_FATAL_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_ST_FAP_PKT_FATAL_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PKT_FATAL
// Register Offset : 0x374
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x374)
#define INT_MSK_FAP_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_MSK_FAP_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_MSK_FAP_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_MSK_FAP_PKT_FATAL_MASK_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_MSK_FAP_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_MSK_FAP_PKT_FATAL_MASK_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_MSK_FAP_PKT_FATAL_MASK_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_FATAL_MASK_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_MSK_FAP_PKT_FATAL_MASK_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_FATAL_MASK_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_MSK_FAP_PKT_FATAL_MASK_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_FATAL_MASK_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_MSK_FAP_PKT_FATAL_MASK_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PKT_FATAL
// Register Offset : 0x378
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PKT_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x378)
#define INT_FORCE_FAP_PKT_FATAL_RESERVED_31_17_FIELD_OFFSET 17
#define INT_FORCE_FAP_PKT_FATAL_RESERVED_31_17_FIELD_SIZE 15
#define INT_FORCE_FAP_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FIELD_OFFSET 16
#define INT_FORCE_FAP_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FATAL_RESERVED_15_4_FIELD_OFFSET 4
#define INT_FORCE_FAP_PKT_FATAL_RESERVED_15_4_FIELD_SIZE 12
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC3_ERR_CRC_FIELD_OFFSET 3
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC3_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC2_ERR_CRC_FIELD_OFFSET 2
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC2_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC1_ERR_CRC_FIELD_OFFSET 1
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC1_ERR_CRC_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC0_ERR_CRC_FIELD_OFFSET 0
#define INT_FORCE_FAP_PKT_FATAL_FORCE_VC0_ERR_CRC_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_FRAME_FATAL
// Register Offset : 0x380
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x380)
#define INT_ST_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_ST_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_ST_FAP_FRAME_FATAL_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_ST_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_ST_FAP_FRAME_FATAL_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_ST_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_ST_FAP_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_FRAME_FATAL
// Register Offset : 0x384
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x384)
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_MSK_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_MSK_FAP_FRAME_FATAL_MASK_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_FRAME_FATAL
// Register Offset : 0x388
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_FRAME_FATAL (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x388)
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_OFFSET 20
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_31_20_FIELD_SIZE 12
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FIELD_OFFSET 19
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC3_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FIELD_OFFSET 18
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC2_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FIELD_OFFSET 17
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC1_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FIELD_OFFSET 16
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_FRAME_DATA_VC0_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_OFFSET 12
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_15_12_FIELD_SIZE 4
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FIELD_OFFSET 11
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC3_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FIELD_OFFSET 10
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC2_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FIELD_OFFSET 9
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC1_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FIELD_OFFSET 8
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_SEQ_VC0_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_OFFSET 4
#define INT_FORCE_FAP_FRAME_FATAL_RESERVED_7_4_FIELD_SIZE 4
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FIELD_OFFSET 3
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FIELD_OFFSET 2
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FIELD_OFFSET 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_FIELD_SIZE 1
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FIELD_OFFSET 0
#define INT_FORCE_FAP_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PHY
// Register Offset : 0x390
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x390)
#define INT_ST_FAP_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_ST_FAP_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_ST_FAP_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_ST_FAP_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_ST_FAP_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_ST_FAP_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_ST_FAP_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_ST_FAP_PHY_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_ST_FAP_PHY_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_ST_FAP_PHY_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_ST_FAP_PHY_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_FAP_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_FAP_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_ST_FAP_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_ST_FAP_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_ST_FAP_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_ST_FAP_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_ST_FAP_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_ST_FAP_PHY_PHY_ERRSOTHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PHY
// Register Offset : 0x394
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x394)
#define INT_MSK_FAP_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_MSK_FAP_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_MSK_FAP_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_MSK_FAP_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_MSK_FAP_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_MSK_FAP_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_MSK_FAP_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_MSK_FAP_PHY_MASK_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_FAP_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_FAP_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_MSK_FAP_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_MSK_FAP_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_MSK_FAP_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_MSK_FAP_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_MSK_FAP_PHY_MASK_PHY_ERRSOTHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PHY
// Register Offset : 0x398
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PHY (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x398)
#define INT_FORCE_FAP_PHY_RESERVED_31_24_FIELD_OFFSET 24
#define INT_FORCE_FAP_PHY_RESERVED_31_24_FIELD_SIZE 8
#define INT_FORCE_FAP_PHY_RESERVED_23_FIELD_OFFSET 23
#define INT_FORCE_FAP_PHY_RESERVED_23_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_22_FIELD_OFFSET 22
#define INT_FORCE_FAP_PHY_RESERVED_22_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_21_FIELD_OFFSET 21
#define INT_FORCE_FAP_PHY_RESERVED_21_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_20_FIELD_OFFSET 20
#define INT_FORCE_FAP_PHY_RESERVED_20_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_3_FIELD_OFFSET 19
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_3_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_2_FIELD_OFFSET 18
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_2_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_1_FIELD_OFFSET 17
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_1_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_0_FIELD_OFFSET 16
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRESC_0_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_FAP_PHY_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_FAP_PHY_RESERVED_7_FIELD_OFFSET 7
#define INT_FORCE_FAP_PHY_RESERVED_7_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_PHY_RESERVED_6_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_5_FIELD_OFFSET 5
#define INT_FORCE_FAP_PHY_RESERVED_5_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_RESERVED_4_FIELD_OFFSET 4
#define INT_FORCE_FAP_PHY_RESERVED_4_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_3_FIELD_OFFSET 3
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_3_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_2_FIELD_OFFSET 2
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_2_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_1_FIELD_OFFSET 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_1_FIELD_SIZE 1
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_0_FIELD_OFFSET 0
#define INT_FORCE_FAP_PHY_FORCE_PHY_ERRSOTHS_0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PKT
// Register Offset : 0x3a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3a0)
#define INT_ST_FAP_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_ST_FAP_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_ST_FAP_PKT_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_ST_FAP_PKT_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_FAP_PKT_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_ST_FAP_PKT_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_FAP_PKT_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_ST_FAP_PKT_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_FAP_PKT_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_ST_FAP_PKT_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_ST_FAP_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_ST_FAP_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_ST_FAP_PKT_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_ST_FAP_PKT_ERR_ID_VC3_FIELD_SIZE 1
#define INT_ST_FAP_PKT_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_ST_FAP_PKT_ERR_ID_VC2_FIELD_SIZE 1
#define INT_ST_FAP_PKT_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_ST_FAP_PKT_ERR_ID_VC1_FIELD_SIZE 1
#define INT_ST_FAP_PKT_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_ST_FAP_PKT_ERR_ID_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PKT
// Register Offset : 0x3a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3a4)
#define INT_MSK_FAP_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_MSK_FAP_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_MSK_FAP_PKT_MASK_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_MSK_FAP_PKT_MASK_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_MSK_FAP_PKT_MASK_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_MSK_FAP_PKT_MASK_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_MSK_FAP_PKT_MASK_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_MSK_FAP_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC3_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC2_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC1_FIELD_SIZE 1
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_MSK_FAP_PKT_MASK_ERR_ID_VC0_FIELD_SIZE 1

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PKT
// Register Offset : 0x3a8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_PKT (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3a8)
#define INT_FORCE_FAP_PKT_RESERVED_31_20_FIELD_OFFSET 20
#define INT_FORCE_FAP_PKT_RESERVED_31_20_FIELD_SIZE 12
#define INT_FORCE_FAP_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FIELD_OFFSET 19
#define INT_FORCE_FAP_PKT_FORCE_VC3_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FIELD_OFFSET 18
#define INT_FORCE_FAP_PKT_FORCE_VC2_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FIELD_OFFSET 17
#define INT_FORCE_FAP_PKT_FORCE_VC1_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FIELD_OFFSET 16
#define INT_FORCE_FAP_PKT_FORCE_VC0_ERR_ECC_CORRECTED_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_RESERVED_15_4_FIELD_OFFSET 4
#define INT_FORCE_FAP_PKT_RESERVED_15_4_FIELD_SIZE 12
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC3_FIELD_OFFSET 3
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC3_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC2_FIELD_OFFSET 2
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC2_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC1_FIELD_OFFSET 1
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC1_FIELD_SIZE 1
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC0_FIELD_OFFSET 0
#define INT_FORCE_FAP_PKT_FORCE_ERR_ID_VC0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_LINE
// Register Offset : 0x3b0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3b0)
#define INT_ST_FAP_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_ST_FAP_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_ST_FAP_LINE_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_ST_FAP_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_ST_FAP_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_ST_FAP_LINE_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_LINE
// Register Offset : 0x3b4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3b4)
#define INT_MSK_FAP_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_MSK_FAP_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_MSK_FAP_LINE_MASK_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_MSK_FAP_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_MSK_FAP_LINE_MASK_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_LINE
// Register Offset : 0x3b8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_LINE (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3b8)
#define INT_FORCE_FAP_LINE_RESERVED_31_24_FIELD_OFFSET 24
#define INT_FORCE_FAP_LINE_RESERVED_31_24_FIELD_SIZE 8
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI7_FIELD_OFFSET 23
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI7_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI6_FIELD_OFFSET 22
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI6_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI5_FIELD_OFFSET 21
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI5_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI4_FIELD_OFFSET 20
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI4_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI3_FIELD_OFFSET 19
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI3_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI2_FIELD_OFFSET 18
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI2_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI1_FIELD_OFFSET 17
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI1_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI0_FIELD_OFFSET 16
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_SEQ_DI0_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_RESERVED_15_8_FIELD_OFFSET 8
#define INT_FORCE_FAP_LINE_RESERVED_15_8_FIELD_SIZE 8
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FIELD_OFFSET 7
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI7_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FIELD_OFFSET 6
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI6_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FIELD_OFFSET 5
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI5_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FIELD_OFFSET 4
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI4_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FIELD_OFFSET 3
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI3_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FIELD_OFFSET 2
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI2_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FIELD_OFFSET 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI1_FIELD_SIZE 1
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FIELD_OFFSET 0
#define INT_FORCE_FAP_LINE_FORCE_ERR_L_BNDRY_MATCH_DI0_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI
// Register Offset : 0x3c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3c0)
#define INT_ST_FAP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_FAP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_FAP_IPI_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_FAP_IPI_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_FAP_IPI_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_FAP_IPI_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_FAP_IPI_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_FAP_IPI_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI
// Register Offset : 0x3c4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3c4)
#define INT_MSK_FAP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_FAP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_FAP_IPI_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_FAP_IPI_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_FAP_IPI_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_FAP_IPI_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_FAP_IPI_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI
// Register Offset : 0x3c8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3c8)
#define INT_FORCE_FAP_IPI_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_IPI_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_FAP_IPI_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_FAP_IPI_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_FAP_IPI_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_FAP_IPI_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI2
// Register Offset : 0x3d0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3d0)
#define INT_ST_FAP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_FAP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_FAP_IPI2_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_FAP_IPI2_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI2_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_FAP_IPI2_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_FAP_IPI2_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_FAP_IPI2_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_FAP_IPI2_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI2
// Register Offset : 0x3d4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3d4)
#define INT_MSK_FAP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_FAP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_FAP_IPI2_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_FAP_IPI2_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_FAP_IPI2_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_FAP_IPI2_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_FAP_IPI2_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1



//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI2
// Register Offset : 0x3d8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI2 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3d8)
#define INT_FORCE_FAP_IPI2_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_IPI2_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_FAP_IPI2_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_FAP_IPI2_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI2_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_FAP_IPI2_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_FAP_IPI2_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI3
// Register Offset : 0x3e0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3e0)
#define INT_ST_FAP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_FAP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_FAP_IPI3_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_FAP_IPI3_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI3_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_FAP_IPI3_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_FAP_IPI3_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_FAP_IPI3_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_FAP_IPI3_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI3
// Register Offset : 0x3e4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3e4)
#define INT_MSK_FAP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_FAP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_FAP_IPI3_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_FAP_IPI3_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_FAP_IPI3_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_FAP_IPI3_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_FAP_IPI3_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI3
// Register Offset : 0x3e8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI3 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3e8)
#define INT_FORCE_FAP_IPI3_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_IPI3_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_FAP_IPI3_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_FAP_IPI3_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI3_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_FAP_IPI3_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_FAP_IPI3_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI4
// Register Offset : 0x3f0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_ST_FAP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3f0)
#define INT_ST_FAP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_ST_FAP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_ST_FAP_IPI4_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_ST_FAP_IPI4_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI4_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_ST_FAP_IPI4_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_ST_FAP_IPI4_PIXEL_IF_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_ST_FAP_IPI4_PIXEL_IF_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_ST_FAP_IPI4_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1

// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI4
// Register Offset : 0x3f4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_MSK_FAP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3f4)
#define INT_MSK_FAP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_MSK_FAP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_MSK_FAP_IPI4_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_MSK_FAP_IPI4_MSK_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_MSK_FAP_IPI4_MSK_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_MSK_FAP_IPI4_MSK_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_MSK_FAP_IPI4_MSK_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI4
// Register Offset : 0x3f8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_CSI2_HOST_INT_FORCE_FAP_IPI4 (DWC_MIPI_CSI2_HOST_DWC_MIPI_CSI2_HOST_MEMMAP_CSI2_BASE_ADDR + 0x3f8)
#define INT_FORCE_FAP_IPI4_RESERVED_31_6_FIELD_OFFSET 6
#define INT_FORCE_FAP_IPI4_RESERVED_31_6_FIELD_SIZE 26
#define INT_FORCE_FAP_IPI4_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_OFFSET 5
#define INT_FORCE_FAP_IPI4_FORCE_INT_EVENT_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_HLINE_ERR_FIELD_OFFSET 4
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_HLINE_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_OFFSET 3
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI4_FORCE_FRAME_SYNC_ERR_FIELD_OFFSET 2
#define INT_FORCE_FAP_IPI4_FORCE_FRAME_SYNC_ERR_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_OFFSET 1
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_OVERFLOW_FIELD_SIZE 1
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_OFFSET 0
#define INT_FORCE_FAP_IPI4_FORCE_PIXEL_IF_FIFO_UNDERFLOW_FIELD_SIZE 1


#endif
