<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s</TopModelName>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.188</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>91</Best-caseLatency>
<Average-caseLatency>91</Average-caseLatency>
<Worst-caseLatency>91</Worst-caseLatency>
<Best-caseRealTimeLatency>0.455 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.455 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 us</Worst-caseRealTimeLatency>
<Interval-min>91</Interval-min>
<Interval-max>91</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PadMain>
<TripCount>8</TripCount>
<Latency>80</Latency>
<IterationLatency>10</IterationLatency>
<CopyMain>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</CopyMain>
</PadMain>
<PadBottomWidth>
<TripCount>9</TripCount>
<Latency>9</Latency>
<IterationLatency>1</IterationLatency>
</PadBottomWidth>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>22</FF>
<LUT>181</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>zeropad2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;11,4,4,0,0&gt;,1u&gt;,config10&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_data_V_TDATA</name>
<Object>data_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_data_V_TVALID</name>
<Object>data_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V_data_V_TREADY</name>
<Object>data_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_V_data_V_din</name>
<Object>res_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_V_data_V_full_n</name>
<Object>res_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_V_data_V_write</name>
<Object>res_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
