// Seed: 2102071252
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wand id_11,
    output wand id_12,
    input supply1 id_13,
    input tri0 id_14
);
  assign id_12 = 1;
  assign module_1.type_10 = 0;
  id_16(
      .id_0(id_8), .id_1(1)
  );
  uwire id_17 = id_5 & id_5;
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1
    , id_28,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wor id_11,
    input tri id_12,
    output wire id_13,
    input wor id_14,
    output wor module_1,
    output supply1 id_16,
    input wor id_17,
    input supply1 id_18,
    output supply0 id_19,
    input wire id_20,
    input uwire id_21,
    input wand id_22,
    input wire id_23,
    output wor id_24,
    input uwire id_25,
    output wire id_26
);
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_17,
      id_1,
      id_11,
      id_22,
      id_3,
      id_21,
      id_19,
      id_9,
      id_17,
      id_24,
      id_26,
      id_9,
      id_9
  );
endmodule
