# BAG socket configuration
socket:
  # the host running the database.  localhost if on the same machine.
  host: "localhost"
  # the BAG server port number will be written to this file in $BAG_WORK_DIR directory.
  port_file: "BAG_server_port.txt"
  # the log file for socket communication debugging
  log_file: "BAG_socket.log"
  # number of messages allowed in a pipeline
  pipeline: 100

# CAD database configuration
# Right now only virtuoso is supported.
database:
  # the python class that handles database interaction.
  class: "bag.interface.skill.SkillInterface"
  # configurations for schematic import and generation
  schematic:
    # technology library to configure new libraries with
    tech_lib: "tsmcN65"
    # symbol pin master
    sympin: ["basic", "sympin", "symbolNN"]
    # input pin master
    ipin: ["basic", "ipin", "symbol"]
    # output pin master
    opin: ["basic", "opin", "symbol"]
    # inout pin master
    iopin: ["basic", "iopin", "symbolr"]
    # simulators where termOrder CDF field should be filled
    simulators: ["auLvs", "auCdl", "spectre", "hspiceD"]
    # libraries to exclude for schematic import
    exclude_libraries: ["analogLib", "basic", "tsmcN65"]
  # configurations for testbench creation
  testbench:
    # config view global libraries
    config_libs: "tsmcN65 analogLib basic"
    # config view cellviews
    config_views: "spectre calibre schematic veriloga"
    # config view stop cellviews
    config_stops: "spectre veriloga"
    # default simulation environment name
    default_env: "tt"
    # simulation environment file
    env_file: "/tools/designs/erichang/ewall/bag_test/corners_setup.sdb"
    # definition files to include
    def_files: []
  # configurations used to create a Checker object to run LVS/RCX
  checker:
    # the Checker class.
    checker_cls: "bag.verification.calibre.Calibre"
    # LVS run directory
    lvs_run_dir: "/tools/designs/erichang/ewall/bag_test/calibre_run/lvs_work"
    # RCX run directory
    rcx_run_dir: "/tools/designs/erichang/ewall/bag_test/calibre_run/pex_work"
    # LVS runset
    lvs_runset: "/tools/designs/erichang/ewall/runsets/ewall_lvs_runset"
    # RCX runset
    rcx_runset: "/tools/designs/erichang/ewall/common/rcc.runset"
  # calibreview generation setting
  calibreview:
    # the calibreview cell map file.
    cell_map: "/tools/designs/erichang/ewall/bag_test/calview.cellmap"
    # calibreview view name.
    view_name: "calibre"

# Simulation configurations
simulation:
  # python class that talks with the simulator
  class: "bag.interface.ocean.OceanInterface"
  # the interactive prompt string
  prompt: "ocean> "
  # file to load at simulator startup.  Set to empty to disable initialization.
  init_file: "/tools/designs/erichang/ewall/bag_test/.cdsinit"
  # testbench view name
  view: "adexl"
  # testbench setup state name
  state: "ocean_default"
  # when simulation goes long, a reminder message will be printed at this interval
  update_timeout_ms: 120000
  # parameters used by pexpect.spawn() to start the simulator process
  # see documentation for pexpect.spawn().  You may add more parameters if you like.
  kwargs:
    # the command to start
    command: "ocean"
    # command line arguments in a python list
    args: []
    # time to wait (in seconds) for the prompt to appear
    timeout: 120
    # current working directory.  Null for same directory as virtuoso.
    cwd: !!null
    # environment variables.  Null for same environment as SkillOceanServer.
    env: !!null
    # pexpect option, must be False
    echo: False

# technology specific configuration are stored in a separate file.
# this field tells BAG where to look for it.
tech_config_path: "/tools/designs/erichang/ewall/bag_test/tech_config.yaml"

# BAG design libraries definition file.
lib_defs: "/tools/designs/erichang/ewall/bag_test/bag_libs.def"

# place to put new design libraries
new_lib_path: "/tools/designs/erichang/ewall/bag_test/BagModules"
