/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [6:0] _02_;
  wire [19:0] _03_;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [56:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z & celloutsig_0_8z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_2z & celloutsig_0_11z);
  assign celloutsig_0_26z = !(celloutsig_0_19z ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_1_11z = ~celloutsig_1_10z;
  assign celloutsig_0_27z = ~((celloutsig_0_16z | celloutsig_0_4z) & celloutsig_0_22z[1]);
  assign celloutsig_0_3z = _00_ | ~(in_data[85]);
  assign celloutsig_1_8z = celloutsig_1_4z | in_data[118];
  assign celloutsig_0_24z = celloutsig_0_9z[6] | celloutsig_0_14z[9];
  reg [19:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 20'h00000;
    else _13_ <= in_data[80:61];
  assign { _03_[19:15], _00_, _03_[13:0] } = _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_0z[4:3], celloutsig_1_1z };
  reg [7:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 8'h00;
    else _15_ <= { in_data[104:100], _01_ };
  assign out_data[103:96] = _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_0z[25:12], celloutsig_1_2z[9], celloutsig_1_0z[10:6] } & { celloutsig_1_0z[23:12], celloutsig_1_2z[9], celloutsig_1_0z[10:4] };
  assign celloutsig_0_28z = celloutsig_0_9z[7:3] & { celloutsig_0_9z[5], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_1_7z = { celloutsig_1_0z[17:15], celloutsig_1_4z } / { 1'h1, celloutsig_1_0z[13:12], celloutsig_1_2z[9] };
  assign celloutsig_0_17z = { in_data[73:71], celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, _02_[5:2] };
  assign celloutsig_0_25z = { _03_[16:15], _00_, _03_[13], celloutsig_0_4z, celloutsig_0_2z } === { celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_11z };
  assign celloutsig_0_18z = { _02_[5], celloutsig_0_17z, celloutsig_0_4z } >= { celloutsig_0_13z[8:5], celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_9z[6:1], celloutsig_0_13z } >= { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_12z[1:0], celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_4z } >= { celloutsig_0_30z[6:1], celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_1_9z = ! { celloutsig_1_0z[12:6], _01_ };
  assign celloutsig_1_13z = { celloutsig_1_0z[16:12], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z } < celloutsig_1_0z[21:13];
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_4z);
  assign celloutsig_1_0z = in_data[178:150] % { 1'h1, in_data[134:107] };
  assign celloutsig_1_15z = { in_data[114:102], celloutsig_1_7z, celloutsig_1_13z } % { 1'h1, celloutsig_1_3z[17:1] };
  assign celloutsig_0_8z = { celloutsig_0_7z[1], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[7:6] };
  assign celloutsig_0_12z = { celloutsig_0_9z[7], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, _03_[4:2] };
  assign celloutsig_0_30z = { celloutsig_0_14z[6:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_21z } % { 1'h1, _03_[6:1] };
  assign celloutsig_0_14z = { _02_[3:1], celloutsig_0_9z } * { _02_[2:0], celloutsig_0_3z, _02_ };
  assign { celloutsig_1_2z[9], celloutsig_1_2z[0] } = celloutsig_1_0z[11] ? { 1'h1, celloutsig_1_1z } : { 1'h0, celloutsig_1_0z[2] };
  assign celloutsig_0_9z = celloutsig_0_7z[1] ? in_data[79:72] : { _03_[18:15], _00_, _03_[13], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_7z[1] ? in_data[60:57] : celloutsig_0_17z[4:1];
  assign celloutsig_0_1z = _03_[8:6] != { _00_, _03_[13:12] };
  assign celloutsig_0_19z = { _03_[16:15], _00_, _03_[13:9], celloutsig_0_3z } != { celloutsig_0_8z[2], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_33z = ~ celloutsig_0_14z[9:1];
  assign celloutsig_0_23z = ~ { _03_[15], _00_, _03_[13], celloutsig_0_5z };
  assign celloutsig_1_1z = & in_data[125:119];
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[92:79] };
  assign celloutsig_0_4z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[37:24] };
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[9:6] };
  assign celloutsig_0_29z = | { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_32z = { in_data[28:23], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_6z, _02_, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_13z, _02_, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_16z } <<< { in_data[42:29], celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_7z = { in_data[82:81], celloutsig_0_3z } <<< { _00_, _03_[13:12] };
  assign celloutsig_0_13z = { celloutsig_0_9z[4:2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z } ^ { celloutsig_0_4z, celloutsig_0_11z, _02_, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_20z = in_data[14:11] ^ { celloutsig_0_12z[1:0], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z[7] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_8z) | celloutsig_1_0z[19]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_4z) | celloutsig_1_15z[14]);
  assign _03_[14] = _00_;
  assign { celloutsig_1_2z[25:10], celloutsig_1_2z[8:1] } = { celloutsig_1_0z[27:12], celloutsig_1_0z[10:3] };
  assign { out_data[128], out_data[63:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_0_32z[38:7], celloutsig_0_33z };
endmodule
