// Seed: 718595555
module module_0;
  wire id_1;
  ;
  wire id_2;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4
    , id_16,
    input supply1 id_5,
    input tri0 id_6,
    output logic id_7
    , id_17,
    input supply0 id_8,
    input uwire id_9,
    input wire id_10,
    output wor id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri0 id_14
);
  always #(!id_13) id_7 <= -1'b0;
  module_0 modCall_1 ();
endmodule
