
bluetooth_alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac30  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  0800ade0  0800ade0  0001ade0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b134  0800b134  00020170  2**0
                  CONTENTS
  4 .ARM          00000008  0800b134  0800b134  0001b134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b13c  0800b13c  00020170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b13c  0800b13c  0001b13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b140  0800b140  0001b140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  0800b144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020170  2**0
                  CONTENTS
 10 .bss          00000b78  20000170  20000170  00020170  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ce8  20000ce8  00020170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e8c2  00000000  00000000  000201e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003f07  00000000  00000000  0003eaa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b80  00000000  00000000  000429b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001597  00000000  00000000  00044530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029945  00000000  00000000  00045ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021345  00000000  00000000  0006f40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fb069  00000000  00000000  00090751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008040  00000000  00000000  0018b7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001937fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800adc8 	.word	0x0800adc8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	0800adc8 	.word	0x0800adc8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <I2C_Scan>:
extern I2C_HandleTypeDef hi2c1;

extern UART_HandleTypeDef huart3;


void I2C_Scan() {
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	b098      	sub	sp, #96	; 0x60
 80005a0:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80005a2:	4b2e      	ldr	r3, [pc, #184]	; (800065c <I2C_Scan+0xc0>)
 80005a4:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b2:	6020      	str	r0, [r4, #0]
 80005b4:	3404      	adds	r4, #4
 80005b6:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe17 	bl	80001f0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <I2C_Scan+0xc4>)
 80005d0:	f007 ff93 	bl	80084fa <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005da:	e02f      	b.n	800063c <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005dc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	b299      	uxth	r1, r3
 80005e4:	230a      	movs	r3, #10
 80005e6:	2201      	movs	r2, #1
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <I2C_Scan+0xc8>)
 80005ea:	f004 fea7 	bl	800533c <HAL_I2C_IsDeviceReady>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80005f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d113      	bne.n	8000624 <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 80005fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000600:	1d38      	adds	r0, r7, #4
 8000602:	4a19      	ldr	r2, [pc, #100]	; (8000668 <I2C_Scan+0xcc>)
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	f009 fb71 	bl	8009cec <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdef 	bl	80001f0 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <I2C_Scan+0xc4>)
 800061e:	f007 ff6c 	bl	80084fa <HAL_UART_Transmit>
 8000622:	e006      	b.n	8000632 <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	2201      	movs	r2, #1
 800062a:	4910      	ldr	r1, [pc, #64]	; (800066c <I2C_Scan+0xd0>)
 800062c:	480c      	ldr	r0, [pc, #48]	; (8000660 <I2C_Scan+0xc4>)
 800062e:	f007 ff64 	bl	80084fa <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000632:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000636:	3301      	adds	r3, #1
 8000638:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800063c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000640:	2b7f      	cmp	r3, #127	; 0x7f
 8000642:	d9cb      	bls.n	80005dc <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2202      	movs	r2, #2
 800064a:	4909      	ldr	r1, [pc, #36]	; (8000670 <I2C_Scan+0xd4>)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <I2C_Scan+0xc4>)
 800064e:	f007 ff54 	bl	80084fa <HAL_UART_Transmit>
}
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
 800065a:	bf00      	nop
 800065c:	0800adf0 	.word	0x0800adf0
 8000660:	20000564 	.word	0x20000564
 8000664:	20000460 	.word	0x20000460
 8000668:	0800ade0 	.word	0x0800ade0
 800066c:	0800ade8 	.word	0x0800ade8
 8000670:	0800adec 	.word	0x0800adec

08000674 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	460b      	mov	r3, r1
 8000680:	71bb      	strb	r3, [r7, #6]
 8000682:	4613      	mov	r3, r2
 8000684:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	b299      	uxth	r1, r3
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	2201      	movs	r2, #1
 8000690:	4822      	ldr	r0, [pc, #136]	; (800071c <LCD_SendInternal+0xa8>)
 8000692:	f004 fe53 	bl	800533c <HAL_I2C_IsDeviceReady>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d000      	beq.n	80006a2 <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a0:	e7f1      	b.n	8000686 <LCD_SendInternal+0x12>
            break;
 80006a2:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	011b      	lsls	r3, r3, #4
 80006b0:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80006b2:	7bba      	ldrb	r2, [r7, #14]
 80006b4:	797b      	ldrb	r3, [r7, #5]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 030c 	orr.w	r3, r3, #12
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 80006c2:	7bba      	ldrb	r2, [r7, #14]
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80006d2:	7b7a      	ldrb	r2, [r7, #13]
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f043 030c 	orr.w	r3, r3, #12
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 80006e2:	7b7a      	ldrb	r2, [r7, #13]
 80006e4:	797b      	ldrb	r3, [r7, #5]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	f107 0208 	add.w	r2, r7, #8
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2304      	movs	r3, #4
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <LCD_SendInternal+0xa8>)
 8000704:	f004 fd1c 	bl	8005140 <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 800070c:	2005      	movs	r0, #5
 800070e:	f002 f917 	bl	8002940 <HAL_Delay>
    return res;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000460 	.word	0x20000460

08000720 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000730:	79b9      	ldrb	r1, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff9c 	bl	8000674 <LCD_SendInternal>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000754:	79b9      	ldrb	r1, [r7, #6]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2201      	movs	r2, #1
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff8a 	bl	8000674 <LCD_SendInternal>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2130      	movs	r1, #48	; 0x30
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ffd2 	bl	8000720 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffcd 	bl	8000720 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	210c      	movs	r1, #12
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc8 	bl	8000720 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2101      	movs	r1, #1
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc3 	bl	8000720 <LCD_SendCommand>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	6039      	str	r1, [r7, #0]
 80007ac:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 80007ae:	e009      	b.n	80007c4 <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffc3 	bl	8000744 <LCD_SendData>
        str++;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <LCD_SendString+0xe>
    }
}
 80007cc:	bf00      	nop
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <init>:

void init() {
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0
    I2C_Scan();
 80007da:	f7ff fedf 	bl	800059c <I2C_Scan>
    LCD_Init(LCD_ADDR);
 80007de:	204e      	movs	r0, #78	; 0x4e
 80007e0:	f7ff ffc2 	bl	8000768 <LCD_Init>
//    LCD_SendString(LCD_ADDR, "   Bluetooth   ");
//
//    // set address to 0x40
//    LCD_SendCommand(LCD_ADDR, 0b11000000);
//    LCD_SendString(LCD_ADDR, "  Alarm Clock ");
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ec:	f002 f836 	bl	800285c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f0:	f000 f85c 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f4:	f000 fbac 	bl	8000f50 <MX_GPIO_Init>
  MX_DMA_Init();
 80007f8:	f000 fb8a 	bl	8000f10 <MX_DMA_Init>
  MX_ETH_Init();
 80007fc:	f000 f94e 	bl	8000a9c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000800:	f000 fb2e 	bl	8000e60 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000804:	f000 fb56 	bl	8000eb4 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000808:	f000 f8e8 	bl	80009dc <MX_ADC1_Init>
  MX_I2C1_Init();
 800080c:	f000 f994 	bl	8000b38 <MX_I2C1_Init>
  MX_RTC_Init();
 8000810:	f000 f9d2 	bl	8000bb8 <MX_RTC_Init>
  MX_TIM2_Init();
 8000814:	f000 fa62 	bl	8000cdc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000818:	f000 faac 	bl	8000d74 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800081c:	f000 f8b2 	bl	8000984 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, xy, 2);
 8000820:	2202      	movs	r2, #2
 8000822:	491d      	ldr	r1, [pc, #116]	; (8000898 <main+0xb0>)
 8000824:	481d      	ldr	r0, [pc, #116]	; (800089c <main+0xb4>)
 8000826:	f002 fa03 	bl	8002c30 <HAL_ADC_Start_DMA>
//	HAL_ADC_Start_IT(&hadc1);
//	HAL_TIM_Base_Start_IT(&htim3);
	init();
 800082a:	f7ff ffd4 	bl	80007d6 <init>
	init_getFlashTime();
 800082e:	f000 fd39 	bl	80012a4 <init_getFlashTime>
	init_getFlashAlarm();
 8000832:	f000 fd6d 	bl	8001310 <init_getFlashAlarm>
	init_getFlashMusic();
 8000836:	f000 fda3 	bl	8001380 <init_getFlashMusic>
	lcd_clear();
 800083a:	f000 fdc5 	bl	80013c8 <lcd_clear>
	current_state.mode = NORMAL_STATE;
 800083e:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <main+0xb8>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {

		switch (current_state.mode) {
 8000844:	4b16      	ldr	r3, [pc, #88]	; (80008a0 <main+0xb8>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b03      	cmp	r3, #3
 800084a:	d823      	bhi.n	8000894 <main+0xac>
 800084c:	a201      	add	r2, pc, #4	; (adr r2, 8000854 <main+0x6c>)
 800084e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000852:	bf00      	nop
 8000854:	08000865 	.word	0x08000865
 8000858:	0800086f 	.word	0x0800086f
 800085c:	0800087f 	.word	0x0800087f
 8000860:	0800088f 	.word	0x0800088f
		case NORMAL_STATE:
			get_time();
 8000864:	f000 fdb8 	bl	80013d8 <get_time>
			showCurrentTime();
 8000868:	f000 fdea 	bl	8001440 <showCurrentTime>
			break;
 800086c:	e013      	b.n	8000896 <main+0xae>
		case TIME_SETTING:
			time_set_mode();
 800086e:	f001 f80f 	bl	8001890 <time_set_mode>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 8000872:	2200      	movs	r2, #0
 8000874:	490b      	ldr	r1, [pc, #44]	; (80008a4 <main+0xbc>)
 8000876:	480c      	ldr	r0, [pc, #48]	; (80008a8 <main+0xc0>)
 8000878:	f006 f8fe 	bl	8006a78 <HAL_RTC_SetTime>
			break;
 800087c:	e00b      	b.n	8000896 <main+0xae>
		case ALARM_TIME_SETTING:
			alarm_set_mode();
 800087e:	f001 f965 	bl	8001b4c <alarm_set_mode>
			HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 8000882:	2200      	movs	r2, #0
 8000884:	4907      	ldr	r1, [pc, #28]	; (80008a4 <main+0xbc>)
 8000886:	4808      	ldr	r0, [pc, #32]	; (80008a8 <main+0xc0>)
 8000888:	f006 f8f6 	bl	8006a78 <HAL_RTC_SetTime>
			break;
 800088c:	e003      	b.n	8000896 <main+0xae>
		case MUSIC_SELECT:
			music_set_mode();
 800088e:	f001 fad9 	bl	8001e44 <music_set_mode>
			break;
 8000892:	e000      	b.n	8000896 <main+0xae>
		default:
			break;
 8000894:	bf00      	nop
		switch (current_state.mode) {
 8000896:	e7d5      	b.n	8000844 <main+0x5c>
 8000898:	20000ab4 	.word	0x20000ab4
 800089c:	20000308 	.word	0x20000308
 80008a0:	20000b14 	.word	0x20000b14
 80008a4:	20000b28 	.word	0x20000b28
 80008a8:	200004b4 	.word	0x200004b4

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b094      	sub	sp, #80	; 0x50
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0320 	add.w	r3, r7, #32
 80008b6:	2230      	movs	r2, #48	; 0x30
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f009 fb42 	bl	8009f44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	f107 030c 	add.w	r3, r7, #12
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	2300      	movs	r3, #0
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	4b29      	ldr	r3, [pc, #164]	; (800097c <SystemClock_Config+0xd0>)
 80008d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d8:	4a28      	ldr	r2, [pc, #160]	; (800097c <SystemClock_Config+0xd0>)
 80008da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008de:	6413      	str	r3, [r2, #64]	; 0x40
 80008e0:	4b26      	ldr	r3, [pc, #152]	; (800097c <SystemClock_Config+0xd0>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <SystemClock_Config+0xd4>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a22      	ldr	r2, [pc, #136]	; (8000980 <SystemClock_Config+0xd4>)
 80008f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008fa:	6013      	str	r3, [r2, #0]
 80008fc:	4b20      	ldr	r3, [pc, #128]	; (8000980 <SystemClock_Config+0xd4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000908:	2305      	movs	r3, #5
 800090a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800090c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000912:	2301      	movs	r3, #1
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000916:	2302      	movs	r3, #2
 8000918:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800091a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800091e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000920:	2304      	movs	r3, #4
 8000922:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000924:	23a8      	movs	r3, #168	; 0xa8
 8000926:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000928:	2302      	movs	r3, #2
 800092a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800092c:	2307      	movs	r3, #7
 800092e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000930:	f107 0320 	add.w	r3, r7, #32
 8000934:	4618      	mov	r0, r3
 8000936:	f005 f9d1 	bl	8005cdc <HAL_RCC_OscConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000940:	f001 fb50 	bl	8001fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000944:	230f      	movs	r3, #15
 8000946:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000948:	2302      	movs	r3, #2
 800094a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000950:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2105      	movs	r1, #5
 8000962:	4618      	mov	r0, r3
 8000964:	f005 fc32 	bl	80061cc <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800096e:	f001 fb39 	bl	8001fe4 <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3750      	adds	r7, #80	; 0x50
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000988:	2200      	movs	r2, #0
 800098a:	2100      	movs	r1, #0
 800098c:	2027      	movs	r0, #39	; 0x27
 800098e:	f002 fe1c 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000992:	2027      	movs	r0, #39	; 0x27
 8000994:	f002 fe35 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000998:	2200      	movs	r2, #0
 800099a:	2100      	movs	r1, #0
 800099c:	2028      	movs	r0, #40	; 0x28
 800099e:	f002 fe14 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009a2:	2028      	movs	r0, #40	; 0x28
 80009a4:	f002 fe2d 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2100      	movs	r1, #0
 80009ac:	2012      	movs	r0, #18
 80009ae:	f002 fe0c 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009b2:	2012      	movs	r0, #18
 80009b4:	f002 fe25 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2100      	movs	r1, #0
 80009bc:	2029      	movs	r0, #41	; 0x29
 80009be:	f002 fe04 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009c2:	2029      	movs	r0, #41	; 0x29
 80009c4:	f002 fe1d 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2100      	movs	r1, #0
 80009cc:	201c      	movs	r0, #28
 80009ce:	f002 fdfc 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009d2:	201c      	movs	r0, #28
 80009d4:	f002 fe15 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e2:	463b      	mov	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009ee:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009f0:	4a28      	ldr	r2, [pc, #160]	; (8000a94 <MX_ADC1_Init+0xb8>)
 80009f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009f4:	4b26      	ldr	r3, [pc, #152]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009fc:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000a02:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a08:	4b21      	ldr	r3, [pc, #132]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0e:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a16:	4b1e      	ldr	r3, [pc, #120]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a1e:	4a1e      	ldr	r2, [pc, #120]	; (8000a98 <MX_ADC1_Init+0xbc>)
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a28:	4b19      	ldr	r3, [pc, #100]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a2e:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a3c:	4814      	ldr	r0, [pc, #80]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a3e:	f001 ffa3 	bl	8002988 <HAL_ADC_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a48:	f001 facc 	bl	8001fe4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a50:	2301      	movs	r3, #1
 8000a52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000a54:	2304      	movs	r3, #4
 8000a56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	480c      	ldr	r0, [pc, #48]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a5e:	f002 fa1f 	bl	8002ea0 <HAL_ADC_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a68:	f001 fabc 	bl	8001fe4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a6c:	230d      	movs	r3, #13
 8000a6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a74:	463b      	mov	r3, r7
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a7a:	f002 fa11 	bl	8002ea0 <HAL_ADC_ConfigChannel>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a84:	f001 faae 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	3710      	adds	r7, #16
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000308 	.word	0x20000308
 8000a94:	40012000 	.word	0x40012000
 8000a98:	0f000001 	.word	0x0f000001

08000a9c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000aa0:	4b1f      	ldr	r3, [pc, #124]	; (8000b20 <MX_ETH_Init+0x84>)
 8000aa2:	4a20      	ldr	r2, [pc, #128]	; (8000b24 <MX_ETH_Init+0x88>)
 8000aa4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000aa6:	4b20      	ldr	r3, [pc, #128]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000aac:	4b1e      	ldr	r3, [pc, #120]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000aae:	2280      	movs	r2, #128	; 0x80
 8000ab0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000ab2:	4b1d      	ldr	r3, [pc, #116]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000ab4:	22e1      	movs	r2, #225	; 0xe1
 8000ab6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000ab8:	4b1b      	ldr	r3, [pc, #108]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000abe:	4b1a      	ldr	r3, [pc, #104]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000ac4:	4b18      	ldr	r3, [pc, #96]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <MX_ETH_Init+0x84>)
 8000acc:	4a16      	ldr	r2, [pc, #88]	; (8000b28 <MX_ETH_Init+0x8c>)
 8000ace:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ad0:	4b13      	ldr	r3, [pc, #76]	; (8000b20 <MX_ETH_Init+0x84>)
 8000ad2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000ad6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <MX_ETH_Init+0x84>)
 8000ada:	4a14      	ldr	r2, [pc, #80]	; (8000b2c <MX_ETH_Init+0x90>)
 8000adc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <MX_ETH_Init+0x84>)
 8000ae0:	4a13      	ldr	r2, [pc, #76]	; (8000b30 <MX_ETH_Init+0x94>)
 8000ae2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ae4:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <MX_ETH_Init+0x84>)
 8000ae6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000aea:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000aec:	480c      	ldr	r0, [pc, #48]	; (8000b20 <MX_ETH_Init+0x84>)
 8000aee:	f003 f9a5 	bl	8003e3c <HAL_ETH_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000af8:	f001 fa74 	bl	8001fe4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000afc:	2238      	movs	r2, #56	; 0x38
 8000afe:	2100      	movs	r1, #0
 8000b00:	480c      	ldr	r0, [pc, #48]	; (8000b34 <MX_ETH_Init+0x98>)
 8000b02:	f009 fa1f 	bl	8009f44 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_ETH_Init+0x98>)
 8000b08:	2221      	movs	r2, #33	; 0x21
 8000b0a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_ETH_Init+0x98>)
 8000b0e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000b12:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000b14:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <MX_ETH_Init+0x98>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200003b0 	.word	0x200003b0
 8000b24:	40028000 	.word	0x40028000
 8000b28:	20000b6c 	.word	0x20000b6c
 8000b2c:	20000268 	.word	0x20000268
 8000b30:	200001c8 	.word	0x200001c8
 8000b34:	20000190 	.word	0x20000190

08000b38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b3e:	4a1c      	ldr	r2, [pc, #112]	; (8000bb0 <MX_I2C1_Init+0x78>)
 8000b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b42:	4b1a      	ldr	r3, [pc, #104]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b44:	4a1b      	ldr	r2, [pc, #108]	; (8000bb4 <MX_I2C1_Init+0x7c>)
 8000b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b48:	4b18      	ldr	r3, [pc, #96]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b4e:	4b17      	ldr	r3, [pc, #92]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b54:	4b15      	ldr	r3, [pc, #84]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b5c:	4b13      	ldr	r3, [pc, #76]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b62:	4b12      	ldr	r3, [pc, #72]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b68:	4b10      	ldr	r3, [pc, #64]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b74:	480d      	ldr	r0, [pc, #52]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b76:	f004 f99f 	bl	8004eb8 <HAL_I2C_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f001 fa30 	bl	8001fe4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b84:	2100      	movs	r1, #0
 8000b86:	4809      	ldr	r0, [pc, #36]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b88:	f004 ff0f 	bl	80059aa <HAL_I2CEx_ConfigAnalogFilter>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000b92:	f001 fa27 	bl	8001fe4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b96:	2100      	movs	r1, #0
 8000b98:	4804      	ldr	r0, [pc, #16]	; (8000bac <MX_I2C1_Init+0x74>)
 8000b9a:	f004 ff42 	bl	8005a22 <HAL_I2CEx_ConfigDigitalFilter>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000ba4:	f001 fa1e 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000460 	.word	0x20000460
 8000bb0:	40005400 	.word	0x40005400
 8000bb4:	000186a0 	.word	0x000186a0

08000bb8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b090      	sub	sp, #64	; 0x40
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000bbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000bce:	2300      	movs	r3, #0
 8000bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000bd2:	463b      	mov	r3, r7
 8000bd4:	2228      	movs	r2, #40	; 0x28
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f009 f9b3 	bl	8009f44 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bde:	4b3d      	ldr	r3, [pc, #244]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000be0:	4a3d      	ldr	r2, [pc, #244]	; (8000cd8 <MX_RTC_Init+0x120>)
 8000be2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000be4:	4b3b      	ldr	r3, [pc, #236]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000be6:	2240      	movs	r2, #64	; 0x40
 8000be8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000bea:	4b3a      	ldr	r3, [pc, #232]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000bec:	227f      	movs	r2, #127	; 0x7f
 8000bee:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bf0:	4b38      	ldr	r3, [pc, #224]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000bf2:	22ff      	movs	r2, #255	; 0xff
 8000bf4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bf6:	4b37      	ldr	r3, [pc, #220]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bfc:	4b35      	ldr	r3, [pc, #212]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c02:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c08:	4832      	ldr	r0, [pc, #200]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000c0a:	f005 febf 	bl	800698c <HAL_RTC_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000c14:	f001 f9e6 	bl	8001fe4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x40;
 8000c24:	2340      	movs	r3, #64	; 0x40
 8000c26:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c30:	2300      	movs	r3, #0
 8000c32:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c34:	2300      	movs	r3, #0
 8000c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4824      	ldr	r0, [pc, #144]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000c42:	f005 ff19 	bl	8006a78 <HAL_RTC_SetTime>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000c4c:	f001 f9ca 	bl	8001fe4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000c50:	2304      	movs	r3, #4
 8000c52:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_NOVEMBER;
 8000c56:	2311      	movs	r3, #17
 8000c58:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x16;
 8000c5c:	2316      	movs	r3, #22
 8000c5e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x23;
 8000c62:	2323      	movs	r3, #35	; 0x23
 8000c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4818      	ldr	r0, [pc, #96]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000c72:	f005 fff9 	bl	8006c68 <HAL_RTC_SetDate>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000c7c:	f001 f9b2 	bl	8001fe4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 1;
 8000c80:	2301      	movs	r3, #1
 8000c82:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x45;
 8000c88:	2345      	movs	r3, #69	; 0x45
 8000c8a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000c90:	2300      	movs	r3, #0
 8000c92:	70fb      	strb	r3, [r7, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8000c9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000ca0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000cb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000cb6:	463b      	mov	r3, r7
 8000cb8:	2201      	movs	r2, #1
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_RTC_Init+0x11c>)
 8000cbe:	f006 f8a7 	bl	8006e10 <HAL_RTC_SetAlarm_IT>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8000cc8:	f001 f98c 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ccc:	bf00      	nop
 8000cce:	3740      	adds	r7, #64	; 0x40
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200004b4 	.word	0x200004b4
 8000cd8:	40002800 	.word	0x40002800

08000cdc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cf8:	4b1d      	ldr	r3, [pc, #116]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000cfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cfe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000d00:	4b1b      	ldr	r3, [pc, #108]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d02:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000d06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d08:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8000d0e:	4b18      	ldr	r3, [pc, #96]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d10:	22c7      	movs	r2, #199	; 0xc7
 8000d12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d14:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1a:	4b15      	ldr	r3, [pc, #84]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d20:	4813      	ldr	r0, [pc, #76]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d22:	f006 fac4 	bl	80072ae <HAL_TIM_Base_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d2c:	f001 f95a 	bl	8001fe4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d36:	f107 0308 	add.w	r3, r7, #8
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480c      	ldr	r0, [pc, #48]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d3e:	f006 feff 	bl	8007b40 <HAL_TIM_ConfigClockSource>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d48:	f001 f94c 	bl	8001fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d50:	2300      	movs	r3, #0
 8000d52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d54:	463b      	mov	r3, r7
 8000d56:	4619      	mov	r1, r3
 8000d58:	4805      	ldr	r0, [pc, #20]	; (8000d70 <MX_TIM2_Init+0x94>)
 8000d5a:	f007 faf1 	bl	8008340 <HAL_TIMEx_MasterConfigSynchronization>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d64:	f001 f93e 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d68:	bf00      	nop
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200004d4 	.word	0x200004d4

08000d74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08e      	sub	sp, #56	; 0x38
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d88:	f107 0320 	add.w	r3, r7, #32
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]
 8000da0:	615a      	str	r2, [r3, #20]
 8000da2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000da4:	4b2c      	ldr	r3, [pc, #176]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000da6:	4a2d      	ldr	r2, [pc, #180]	; (8000e5c <MX_TIM3_Init+0xe8>)
 8000da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000daa:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000dac:	220f      	movs	r2, #15
 8000dae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db0:	4b29      	ldr	r3, [pc, #164]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8000db6:	4b28      	ldr	r3, [pc, #160]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000db8:	22c7      	movs	r2, #199	; 0xc7
 8000dba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dbc:	4b26      	ldr	r3, [pc, #152]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dc8:	4823      	ldr	r0, [pc, #140]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000dca:	f006 fa70 	bl	80072ae <HAL_TIM_Base_Init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000dd4:	f001 f906 	bl	8001fe4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000de2:	4619      	mov	r1, r3
 8000de4:	481c      	ldr	r0, [pc, #112]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000de6:	f006 feab 	bl	8007b40 <HAL_TIM_ConfigClockSource>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000df0:	f001 f8f8 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000df4:	4818      	ldr	r0, [pc, #96]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000df6:	f006 fb48 	bl	800748a <HAL_TIM_PWM_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000e00:	f001 f8f0 	bl	8001fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e0c:	f107 0320 	add.w	r3, r7, #32
 8000e10:	4619      	mov	r1, r3
 8000e12:	4811      	ldr	r0, [pc, #68]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000e14:	f007 fa94 	bl	8008340 <HAL_TIMEx_MasterConfigSynchronization>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e1e:	f001 f8e1 	bl	8001fe4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e22:	2360      	movs	r3, #96	; 0x60
 8000e24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2208      	movs	r2, #8
 8000e36:	4619      	mov	r1, r3
 8000e38:	4807      	ldr	r0, [pc, #28]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000e3a:	f006 fdbf 	bl	80079bc <HAL_TIM_PWM_ConfigChannel>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000e44:	f001 f8ce 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e48:	4803      	ldr	r0, [pc, #12]	; (8000e58 <MX_TIM3_Init+0xe4>)
 8000e4a:	f001 fafb 	bl	8002444 <HAL_TIM_MspPostInit>

}
 8000e4e:	bf00      	nop
 8000e50:	3738      	adds	r7, #56	; 0x38
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	2000051c 	.word	0x2000051c
 8000e5c:	40000400 	.word	0x40000400

08000e60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e64:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e66:	4a12      	ldr	r2, [pc, #72]	; (8000eb0 <MX_USART3_UART_Init+0x50>)
 8000e68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e86:	220c      	movs	r2, #12
 8000e88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_USART3_UART_Init+0x4c>)
 8000e98:	f007 fae2 	bl	8008460 <HAL_UART_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ea2:	f001 f89f 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000564 	.word	0x20000564
 8000eb0:	40004800 	.word	0x40004800

08000eb4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ebe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000ec0:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec2:	2204      	movs	r2, #4
 8000ec4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec8:	2202      	movs	r2, #2
 8000eca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000eea:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ef6:	4805      	ldr	r0, [pc, #20]	; (8000f0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ef8:	f004 fdd2 	bl	8005aa0 <HAL_PCD_Init>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000f02:	f001 f86f 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200005a8 	.word	0x200005a8

08000f10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <MX_DMA_Init+0x3c>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a0b      	ldr	r2, [pc, #44]	; (8000f4c <MX_DMA_Init+0x3c>)
 8000f20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <MX_DMA_Init+0x3c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2100      	movs	r1, #0
 8000f36:	2038      	movs	r0, #56	; 0x38
 8000f38:	f002 fb47 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f3c:	2038      	movs	r0, #56	; 0x38
 8000f3e:	f002 fb60 	bl	8003602 <HAL_NVIC_EnableIRQ>

}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40023800 	.word	0x40023800

08000f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08c      	sub	sp, #48	; 0x30
 8000f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f56:	f107 031c 	add.w	r3, r7, #28
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
 8000f64:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
 8000f6a:	4b5d      	ldr	r3, [pc, #372]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	4a5c      	ldr	r2, [pc, #368]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	6313      	str	r3, [r2, #48]	; 0x30
 8000f76:	4b5a      	ldr	r3, [pc, #360]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	f003 0304 	and.w	r3, r3, #4
 8000f7e:	61bb      	str	r3, [r7, #24]
 8000f80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	4b56      	ldr	r3, [pc, #344]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	4a55      	ldr	r2, [pc, #340]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f8c:	f043 0320 	orr.w	r3, r3, #32
 8000f90:	6313      	str	r3, [r2, #48]	; 0x30
 8000f92:	4b53      	ldr	r3, [pc, #332]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f003 0320 	and.w	r3, r3, #32
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b4f      	ldr	r3, [pc, #316]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	4a4e      	ldr	r2, [pc, #312]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fac:	6313      	str	r3, [r2, #48]	; 0x30
 8000fae:	4b4c      	ldr	r3, [pc, #304]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b48      	ldr	r3, [pc, #288]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a47      	ldr	r2, [pc, #284]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b45      	ldr	r3, [pc, #276]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	4b41      	ldr	r3, [pc, #260]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4a40      	ldr	r2, [pc, #256]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fe0:	f043 0302 	orr.w	r3, r3, #2
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4b3e      	ldr	r3, [pc, #248]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f003 0302 	and.w	r3, r3, #2
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b3a      	ldr	r3, [pc, #232]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a39      	ldr	r2, [pc, #228]	; (80010e0 <MX_GPIO_Init+0x190>)
 8000ffc:	f043 0308 	orr.w	r3, r3, #8
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b37      	ldr	r3, [pc, #220]	; (80010e0 <MX_GPIO_Init+0x190>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	4b33      	ldr	r3, [pc, #204]	; (80010e0 <MX_GPIO_Init+0x190>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a32      	ldr	r2, [pc, #200]	; (80010e0 <MX_GPIO_Init+0x190>)
 8001018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <MX_GPIO_Init+0x190>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001030:	482c      	ldr	r0, [pc, #176]	; (80010e4 <MX_GPIO_Init+0x194>)
 8001032:	f003 fef5 	bl	8004e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2140      	movs	r1, #64	; 0x40
 800103a:	482b      	ldr	r0, [pc, #172]	; (80010e8 <MX_GPIO_Init+0x198>)
 800103c:	f003 fef0 	bl	8004e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001046:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800104a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	4619      	mov	r1, r3
 8001056:	4825      	ldr	r0, [pc, #148]	; (80010ec <MX_GPIO_Init+0x19c>)
 8001058:	f003 fd1e 	bl	8004a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Joy_btn_Pin */
  GPIO_InitStruct.Pin = Joy_btn_Pin;
 800105c:	2308      	movs	r3, #8
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001060:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001066:	2301      	movs	r3, #1
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Joy_btn_GPIO_Port, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	481f      	ldr	r0, [pc, #124]	; (80010f0 <MX_GPIO_Init+0x1a0>)
 8001072:	f003 fd11 	bl	8004a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001076:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800107a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107c:	2301      	movs	r3, #1
 800107e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	4619      	mov	r1, r3
 800108e:	4815      	ldr	r0, [pc, #84]	; (80010e4 <MX_GPIO_Init+0x194>)
 8001090:	f003 fd02 	bl	8004a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001094:	2340      	movs	r3, #64	; 0x40
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	4619      	mov	r1, r3
 80010aa:	480f      	ldr	r0, [pc, #60]	; (80010e8 <MX_GPIO_Init+0x198>)
 80010ac:	f003 fcf4 	bl	8004a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b4:	2300      	movs	r3, #0
 80010b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 031c 	add.w	r3, r7, #28
 80010c0:	4619      	mov	r1, r3
 80010c2:	4809      	ldr	r0, [pc, #36]	; (80010e8 <MX_GPIO_Init+0x198>)
 80010c4:	f003 fce8 	bl	8004a98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2100      	movs	r1, #0
 80010cc:	2009      	movs	r0, #9
 80010ce:	f002 fa7c 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80010d2:	2009      	movs	r0, #9
 80010d4:	f002 fa95 	bl	8003602 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010d8:	bf00      	nop
 80010da:	3730      	adds	r7, #48	; 0x30
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40020400 	.word	0x40020400
 80010e8:	40021800 	.word	0x40021800
 80010ec:	40020800 	.word	0x40020800
 80010f0:	40021400 	.word	0x40021400

080010f4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	2b08      	cmp	r3, #8
 8001102:	d164      	bne.n	80011ce <HAL_GPIO_EXTI_Callback+0xda>
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001104:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001108:	4833      	ldr	r0, [pc, #204]	; (80011d8 <HAL_GPIO_EXTI_Callback+0xe4>)
 800110a:	f003 fea2 	bl	8004e52 <HAL_GPIO_TogglePin>
		current_time = HAL_GetTick();
 800110e:	f001 fc0b 	bl	8002928 <HAL_GetTick>
 8001112:	4603      	mov	r3, r0
 8001114:	4a31      	ldr	r2, [pc, #196]	; (80011dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8001116:	6013      	str	r3, [r2, #0]
		interval = current_time - last_time;
 8001118:	4b30      	ldr	r3, [pc, #192]	; (80011dc <HAL_GPIO_EXTI_Callback+0xe8>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b30      	ldr	r3, [pc, #192]	; (80011e0 <HAL_GPIO_EXTI_Callback+0xec>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	4a30      	ldr	r2, [pc, #192]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001124:	6013      	str	r3, [r2, #0]
		last_time = current_time;
 8001126:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <HAL_GPIO_EXTI_Callback+0xe8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a2d      	ldr	r2, [pc, #180]	; (80011e0 <HAL_GPIO_EXTI_Callback+0xec>)
 800112c:	6013      	str	r3, [r2, #0]

		if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_3) == 1) {
 800112e:	2108      	movs	r1, #8
 8001130:	482d      	ldr	r0, [pc, #180]	; (80011e8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001132:	f003 fe5d 	bl	8004df0 <HAL_GPIO_ReadPin>
 8001136:	4603      	mov	r3, r0
 8001138:	2b01      	cmp	r3, #1
 800113a:	d148      	bne.n	80011ce <HAL_GPIO_EXTI_Callback+0xda>
			if (interval < 130) {
 800113c:	4b29      	ldr	r3, [pc, #164]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b81      	cmp	r3, #129	; 0x81
 8001142:	d805      	bhi.n	8001150 <HAL_GPIO_EXTI_Callback+0x5c>
				btn_cnt += 3;
 8001144:	4b29      	ldr	r3, [pc, #164]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	3303      	adds	r3, #3
 800114a:	4a28      	ldr	r2, [pc, #160]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	e02a      	b.n	80011a6 <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 130 && interval < 200) {
 8001150:	4b24      	ldr	r3, [pc, #144]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b81      	cmp	r3, #129	; 0x81
 8001156:	d910      	bls.n	800117a <HAL_GPIO_EXTI_Callback+0x86>
 8001158:	4b22      	ldr	r3, [pc, #136]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2bc7      	cmp	r3, #199	; 0xc7
 800115e:	d80c      	bhi.n	800117a <HAL_GPIO_EXTI_Callback+0x86>
				printf("One click!!  interval = %u\r\n",
 8001160:	4b20      	ldr	r3, [pc, #128]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4619      	mov	r1, r3
 8001166:	4822      	ldr	r0, [pc, #136]	; (80011f0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001168:	f008 fd52 	bl	8009c10 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 800116c:	4b1f      	ldr	r3, [pc, #124]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
				current_state.mode = TIME_SETTING;
 8001172:	4b20      	ldr	r3, [pc, #128]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x100>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
 8001178:	e015      	b.n	80011a6 <HAL_GPIO_EXTI_Callback+0xb2>
			} else if (interval >= 300 && interval <= 1000) {
 800117a:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001182:	d310      	bcc.n	80011a6 <HAL_GPIO_EXTI_Callback+0xb2>
 8001184:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800118c:	d80b      	bhi.n	80011a6 <HAL_GPIO_EXTI_Callback+0xb2>
				printf("Long click!!  interval = %u\r\n",
 800118e:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	4818      	ldr	r0, [pc, #96]	; (80011f8 <HAL_GPIO_EXTI_Callback+0x104>)
 8001196:	f008 fd3b 	bl	8009c10 <iprintf>
						(unsigned int) interval);
				btn_cnt = 0;
 800119a:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
				current_state.mode = ALARM_TIME_SETTING;
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x100>)
 80011a2:	2202      	movs	r2, #2
 80011a4:	701a      	strb	r2, [r3, #0]
			}
			if (btn_cnt >= 5) {
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	dd0f      	ble.n	80011ce <HAL_GPIO_EXTI_Callback+0xda>
				printf("Double click!!  interval = %u   btn_cnt = %d  \r\n",
 80011ae:	4b0d      	ldr	r3, [pc, #52]	; (80011e4 <HAL_GPIO_EXTI_Callback+0xf0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a0e      	ldr	r2, [pc, #56]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 80011b4:	6812      	ldr	r2, [r2, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	4810      	ldr	r0, [pc, #64]	; (80011fc <HAL_GPIO_EXTI_Callback+0x108>)
 80011ba:	f008 fd29 	bl	8009c10 <iprintf>
						(unsigned int) interval, btn_cnt);
				btn_cnt = 0;
 80011be:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <HAL_GPIO_EXTI_Callback+0xf8>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
				musicOn(); // FOR TEST
 80011c4:	f000 fa0e 	bl	80015e4 <musicOn>
				current_state.mode = MUSIC_SELECT;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x100>)
 80011ca:	2203      	movs	r2, #3
 80011cc:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40020400 	.word	0x40020400
 80011dc:	20000abc 	.word	0x20000abc
 80011e0:	20000ac0 	.word	0x20000ac0
 80011e4:	20000ac4 	.word	0x20000ac4
 80011e8:	40021400 	.word	0x40021400
 80011ec:	20000ac8 	.word	0x20000ac8
 80011f0:	0800ae08 	.word	0x0800ae08
 80011f4:	20000b14 	.word	0x20000b14
 80011f8:	0800ae28 	.word	0x0800ae28
 80011fc:	0800ae48 	.word	0x0800ae48

08001200 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af02      	add	r7, sp, #8
 8001206:	6078      	str	r0, [r7, #4]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
			ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours,
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <HAL_RTC_AlarmAEventCallback+0x3c>)
 800120a:	78db      	ldrb	r3, [r3, #3]
 800120c:	461a      	mov	r2, r3
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	4a0a      	ldr	r2, [pc, #40]	; (8001240 <HAL_RTC_AlarmAEventCallback+0x40>)
 8001216:	1899      	adds	r1, r3, r2
 8001218:	4b08      	ldr	r3, [pc, #32]	; (800123c <HAL_RTC_AlarmAEventCallback+0x3c>)
 800121a:	781b      	ldrb	r3, [r3, #0]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 800121c:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800121e:	4b07      	ldr	r3, [pc, #28]	; (800123c <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001220:	785b      	ldrb	r3, [r3, #1]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001222:	4618      	mov	r0, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <HAL_RTC_AlarmAEventCallback+0x3c>)
 8001226:	789b      	ldrb	r3, [r3, #2]
	printf("Alarm!! Alarm time: %s %d: %d: %d \r\n",
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	4603      	mov	r3, r0
 800122c:	4805      	ldr	r0, [pc, #20]	; (8001244 <HAL_RTC_AlarmAEventCallback+0x44>)
 800122e:	f008 fcef 	bl	8009c10 <iprintf>
//	start = 1;
//	seq = 0;
//
//	HAL_TIM_Base_Start_IT(&htim2);
//	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000b3c 	.word	0x20000b3c
 8001240:	20000094 	.word	0x20000094
 8001244:	0800ae7c 	.word	0x0800ae7c

08001248 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
//		break;
//	default:
//		break;
//	}

}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <_write>:


int _write(int file, char *ptr, int len) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 500);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	b29a      	uxth	r2, r3
 800126c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001270:	68b9      	ldr	r1, [r7, #8]
 8001272:	4804      	ldr	r0, [pc, #16]	; (8001284 <_write+0x28>)
 8001274:	f007 f941 	bl	80084fa <HAL_UART_Transmit>
	return len;
 8001278:	687b      	ldr	r3, [r7, #4]
}
 800127a:	4618      	mov	r0, r3
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000564 	.word	0x20000564

08001288 <readFlash>:

uint8_t readFlash(uint32_t addr) {
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	uint8_t value = *(uint8_t*) addr;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	73fb      	strb	r3, [r7, #15]

//	printf("flash value=%d\r\n", value);

	return value;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <init_getFlashTime>:

void init_getFlashTime() {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	RTC_Time.Hours = readFlash(FLASH_USER_START_ADDR);
 80012a8:	4813      	ldr	r0, [pc, #76]	; (80012f8 <init_getFlashTime+0x54>)
 80012aa:	f7ff ffed 	bl	8001288 <readFlash>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <init_getFlashTime+0x58>)
 80012b4:	701a      	strb	r2, [r3, #0]
	RTC_Time.Minutes = readFlash(FLASH_USER_START_ADDR + 1);
 80012b6:	4812      	ldr	r0, [pc, #72]	; (8001300 <init_getFlashTime+0x5c>)
 80012b8:	f7ff ffe6 	bl	8001288 <readFlash>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <init_getFlashTime+0x58>)
 80012c2:	705a      	strb	r2, [r3, #1]
	RTC_Time.Seconds = readFlash(FLASH_USER_START_ADDR + 2);
 80012c4:	480f      	ldr	r0, [pc, #60]	; (8001304 <init_getFlashTime+0x60>)
 80012c6:	f7ff ffdf 	bl	8001288 <readFlash>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <init_getFlashTime+0x58>)
 80012d0:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80012d2:	2200      	movs	r2, #0
 80012d4:	4909      	ldr	r1, [pc, #36]	; (80012fc <init_getFlashTime+0x58>)
 80012d6:	480c      	ldr	r0, [pc, #48]	; (8001308 <init_getFlashTime+0x64>)
 80012d8:	f005 fbce 	bl	8006a78 <HAL_RTC_SetTime>

	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 80012dc:	4b07      	ldr	r3, [pc, #28]	; (80012fc <init_getFlashTime+0x58>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4619      	mov	r1, r3
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <init_getFlashTime+0x58>)
 80012e4:	785b      	ldrb	r3, [r3, #1]
 80012e6:	461a      	mov	r2, r3
			RTC_Time.Seconds);
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <init_getFlashTime+0x58>)
 80012ea:	789b      	ldrb	r3, [r3, #2]
	printf("Setting time: %d : %d : %d \r\n", RTC_Time.Hours, RTC_Time.Minutes,
 80012ec:	4807      	ldr	r0, [pc, #28]	; (800130c <init_getFlashTime+0x68>)
 80012ee:	f008 fc8f 	bl	8009c10 <iprintf>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	080c0000 	.word	0x080c0000
 80012fc:	20000b28 	.word	0x20000b28
 8001300:	080c0001 	.word	0x080c0001
 8001304:	080c0002 	.word	0x080c0002
 8001308:	200004b4 	.word	0x200004b4
 800130c:	0800aea4 	.word	0x0800aea4

08001310 <init_getFlashAlarm>:

void init_getFlashAlarm() {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	RTC_Alarm.AlarmTime.Hours = readFlash(FLASH_USER_START_ADDR + 3);
 8001314:	4813      	ldr	r0, [pc, #76]	; (8001364 <init_getFlashAlarm+0x54>)
 8001316:	f7ff ffb7 	bl	8001288 <readFlash>
 800131a:	4603      	mov	r3, r0
 800131c:	461a      	mov	r2, r3
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <init_getFlashAlarm+0x58>)
 8001320:	701a      	strb	r2, [r3, #0]
	RTC_Alarm.AlarmTime.Minutes = readFlash(FLASH_USER_START_ADDR + 4);
 8001322:	4812      	ldr	r0, [pc, #72]	; (800136c <init_getFlashAlarm+0x5c>)
 8001324:	f7ff ffb0 	bl	8001288 <readFlash>
 8001328:	4603      	mov	r3, r0
 800132a:	461a      	mov	r2, r3
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <init_getFlashAlarm+0x58>)
 800132e:	705a      	strb	r2, [r3, #1]
	RTC_Alarm.AlarmTime.Seconds = readFlash(FLASH_USER_START_ADDR + 5);
 8001330:	480f      	ldr	r0, [pc, #60]	; (8001370 <init_getFlashAlarm+0x60>)
 8001332:	f7ff ffa9 	bl	8001288 <readFlash>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <init_getFlashAlarm+0x58>)
 800133c:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 800133e:	2200      	movs	r2, #0
 8001340:	490c      	ldr	r1, [pc, #48]	; (8001374 <init_getFlashAlarm+0x64>)
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <init_getFlashAlarm+0x68>)
 8001344:	f005 fb98 	bl	8006a78 <HAL_RTC_SetTime>

	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <init_getFlashAlarm+0x58>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	4619      	mov	r1, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <init_getFlashAlarm+0x58>)
 8001350:	785b      	ldrb	r3, [r3, #1]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001352:	461a      	mov	r2, r3
			RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <init_getFlashAlarm+0x58>)
 8001356:	789b      	ldrb	r3, [r3, #2]
	printf("Setting Alarm time: %d : %d : %d \r\n", RTC_Alarm.AlarmTime.Hours,
 8001358:	4808      	ldr	r0, [pc, #32]	; (800137c <init_getFlashAlarm+0x6c>)
 800135a:	f008 fc59 	bl	8009c10 <iprintf>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	080c0003 	.word	0x080c0003
 8001368:	20000b3c 	.word	0x20000b3c
 800136c:	080c0004 	.word	0x080c0004
 8001370:	080c0005 	.word	0x080c0005
 8001374:	20000b28 	.word	0x20000b28
 8001378:	200004b4 	.word	0x200004b4
 800137c:	0800aec4 	.word	0x0800aec4

08001380 <init_getFlashMusic>:

void init_getFlashMusic() {
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	current_state.music_num = readFlash(FLASH_USER_START_ADDR + 6);
 8001384:	480c      	ldr	r0, [pc, #48]	; (80013b8 <init_getFlashMusic+0x38>)
 8001386:	f7ff ff7f 	bl	8001288 <readFlash>
 800138a:	4603      	mov	r3, r0
 800138c:	461a      	mov	r2, r3
 800138e:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <init_getFlashMusic+0x3c>)
 8001390:	605a      	str	r2, [r3, #4]

	printf("Setting Music: %d %s\r\n", current_state.music_num,
 8001392:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <init_getFlashMusic+0x3c>)
 8001394:	6859      	ldr	r1, [r3, #4]
			alarmMusic[current_state.music_num].musicTitle);
 8001396:	4b09      	ldr	r3, [pc, #36]	; (80013bc <init_getFlashMusic+0x3c>)
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	4613      	mov	r3, r2
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	00da      	lsls	r2, r3, #3
 80013a2:	1ad2      	subs	r2, r2, r3
 80013a4:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <init_getFlashMusic+0x40>)
 80013a6:	4413      	add	r3, r2
 80013a8:	3301      	adds	r3, #1
	printf("Setting Music: %d %s\r\n", current_state.music_num,
 80013aa:	461a      	mov	r2, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <init_getFlashMusic+0x44>)
 80013ae:	f008 fc2f 	bl	8009c10 <iprintf>
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	080c0006 	.word	0x080c0006
 80013bc:	20000b14 	.word	0x20000b14
 80013c0:	2000009c 	.word	0x2000009c
 80013c4:	0800aee8 	.word	0x0800aee8

080013c8 <lcd_clear>:

void lcd_clear() {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b00000001);
 80013cc:	2101      	movs	r1, #1
 80013ce:	204e      	movs	r0, #78	; 0x4e
 80013d0:	f7ff f9a6 	bl	8000720 <LCD_SendCommand>
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <get_time>:

void get_time(void) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af02      	add	r7, sp, #8
	HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80013de:	2200      	movs	r2, #0
 80013e0:	4911      	ldr	r1, [pc, #68]	; (8001428 <get_time+0x50>)
 80013e2:	4812      	ldr	r0, [pc, #72]	; (800142c <get_time+0x54>)
 80013e4:	f005 fbe2 	bl	8006bac <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80013e8:	2200      	movs	r2, #0
 80013ea:	4911      	ldr	r1, [pc, #68]	; (8001430 <get_time+0x58>)
 80013ec:	480f      	ldr	r0, [pc, #60]	; (800142c <get_time+0x54>)
 80013ee:	f005 fcbf 	bl	8006d70 <HAL_RTC_GetDate>

	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <get_time+0x50>)
 80013f4:	78db      	ldrb	r3, [r3, #3]
 80013f6:	461a      	mov	r2, r3
 80013f8:	4613      	mov	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	4a0d      	ldr	r2, [pc, #52]	; (8001434 <get_time+0x5c>)
 8001400:	441a      	add	r2, r3
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <get_time+0x50>)
 8001404:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001406:	4618      	mov	r0, r3
			ampm[RTC_Time.TimeFormat], RTC_Time.Hours, RTC_Time.Minutes,
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <get_time+0x50>)
 800140a:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 800140c:	4619      	mov	r1, r3
			RTC_Time.Seconds);
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <get_time+0x50>)
 8001410:	789b      	ldrb	r3, [r3, #2]
	sprintf((char*) temp_time_buf, "%s %02d: %02d: %02d",
 8001412:	9301      	str	r3, [sp, #4]
 8001414:	9100      	str	r1, [sp, #0]
 8001416:	4603      	mov	r3, r0
 8001418:	4907      	ldr	r1, [pc, #28]	; (8001438 <get_time+0x60>)
 800141a:	4808      	ldr	r0, [pc, #32]	; (800143c <get_time+0x64>)
 800141c:	f008 fc9a 	bl	8009d54 <siprintf>
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000b28 	.word	0x20000b28
 800142c:	200004b4 	.word	0x200004b4
 8001430:	20000b24 	.word	0x20000b24
 8001434:	20000094 	.word	0x20000094
 8001438:	0800af00 	.word	0x0800af00
 800143c:	20000af4 	.word	0x20000af4

08001440 <showCurrentTime>:

void showCurrentTime() {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001444:	2180      	movs	r1, #128	; 0x80
 8001446:	204e      	movs	r0, #78	; 0x4e
 8001448:	f7ff f96a 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Current Time");
 800144c:	4906      	ldr	r1, [pc, #24]	; (8001468 <showCurrentTime+0x28>)
 800144e:	204e      	movs	r0, #78	; 0x4e
 8001450:	f7ff f9a7 	bl	80007a2 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001454:	21c0      	movs	r1, #192	; 0xc0
 8001456:	204e      	movs	r0, #78	; 0x4e
 8001458:	f7ff f962 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, temp_time_buf);
 800145c:	4903      	ldr	r1, [pc, #12]	; (800146c <showCurrentTime+0x2c>)
 800145e:	204e      	movs	r0, #78	; 0x4e
 8001460:	f7ff f99f 	bl	80007a2 <LCD_SendString>
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	0800af14 	.word	0x0800af14
 800146c:	20000af4 	.word	0x20000af4

08001470 <timeDisplay>:

void timeDisplay() {
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af02      	add	r7, sp, #8
	uint8_t hours;
	uint8_t minutes;
	uint8_t seconds;

	if (current_state.mode == TIME_SETTING) {
 8001476:	4b51      	ldr	r3, [pc, #324]	; (80015bc <timeDisplay+0x14c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d114      	bne.n	80014a8 <timeDisplay+0x38>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 800147e:	2180      	movs	r1, #128	; 0x80
 8001480:	204e      	movs	r0, #78	; 0x4e
 8001482:	f7ff f94d 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Time Setting");
 8001486:	494e      	ldr	r1, [pc, #312]	; (80015c0 <timeDisplay+0x150>)
 8001488:	204e      	movs	r0, #78	; 0x4e
 800148a:	f7ff f98a 	bl	80007a2 <LCD_SendString>

		hours = stime.hours;
 800148e:	4b4d      	ldr	r3, [pc, #308]	; (80015c4 <timeDisplay+0x154>)
 8001490:	f993 3000 	ldrsb.w	r3, [r3]
 8001494:	71fb      	strb	r3, [r7, #7]
		minutes = stime.minutes;
 8001496:	4b4b      	ldr	r3, [pc, #300]	; (80015c4 <timeDisplay+0x154>)
 8001498:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800149c:	71bb      	strb	r3, [r7, #6]
		seconds = stime.seconds;
 800149e:	4b49      	ldr	r3, [pc, #292]	; (80015c4 <timeDisplay+0x154>)
 80014a0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014a4:	717b      	strb	r3, [r7, #5]
 80014a6:	e017      	b.n	80014d8 <timeDisplay+0x68>
	} else if (current_state.mode == ALARM_TIME_SETTING) {
 80014a8:	4b44      	ldr	r3, [pc, #272]	; (80015bc <timeDisplay+0x14c>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d113      	bne.n	80014d8 <timeDisplay+0x68>
		LCD_SendCommand(LCD_ADDR, 0b10000000);
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	204e      	movs	r0, #78	; 0x4e
 80014b4:	f7ff f934 	bl	8000720 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Alarm Setting");
 80014b8:	4943      	ldr	r1, [pc, #268]	; (80015c8 <timeDisplay+0x158>)
 80014ba:	204e      	movs	r0, #78	; 0x4e
 80014bc:	f7ff f971 	bl	80007a2 <LCD_SendString>

		hours = atime.hours;
 80014c0:	4b42      	ldr	r3, [pc, #264]	; (80015cc <timeDisplay+0x15c>)
 80014c2:	f993 3000 	ldrsb.w	r3, [r3]
 80014c6:	71fb      	strb	r3, [r7, #7]
		minutes = atime.minutes;
 80014c8:	4b40      	ldr	r3, [pc, #256]	; (80015cc <timeDisplay+0x15c>)
 80014ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014ce:	71bb      	strb	r3, [r7, #6]
		seconds = atime.seconds;
 80014d0:	4b3e      	ldr	r3, [pc, #248]	; (80015cc <timeDisplay+0x15c>)
 80014d2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014d6:	717b      	strb	r3, [r7, #5]
	}

	if (hours >= 12) {
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	2b0b      	cmp	r3, #11
 80014dc:	d933      	bls.n	8001546 <timeDisplay+0xd6>
		if (current_state.mode == TIME_SETTING) {
 80014de:	4b37      	ldr	r3, [pc, #220]	; (80015bc <timeDisplay+0x14c>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d115      	bne.n	8001512 <timeDisplay+0xa2>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 80014e6:	4b3a      	ldr	r3, [pc, #232]	; (80015d0 <timeDisplay+0x160>)
 80014e8:	78db      	ldrb	r3, [r3, #3]
 80014ea:	461a      	mov	r2, r3
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	4a38      	ldr	r2, [pc, #224]	; (80015d4 <timeDisplay+0x164>)
 80014f4:	1899      	adds	r1, r3, r2
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	f1a3 000c 	sub.w	r0, r3, #12
 80014fc:	79bb      	ldrb	r3, [r7, #6]
 80014fe:	797a      	ldrb	r2, [r7, #5]
 8001500:	9201      	str	r2, [sp, #4]
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	4603      	mov	r3, r0
 8001506:	460a      	mov	r2, r1
 8001508:	4933      	ldr	r1, [pc, #204]	; (80015d8 <timeDisplay+0x168>)
 800150a:	4834      	ldr	r0, [pc, #208]	; (80015dc <timeDisplay+0x16c>)
 800150c:	f008 fc22 	bl	8009d54 <siprintf>
 8001510:	e048      	b.n	80015a4 <timeDisplay+0x134>
					hours - 12, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 8001512:	4b2a      	ldr	r3, [pc, #168]	; (80015bc <timeDisplay+0x14c>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d144      	bne.n	80015a4 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours - 12, minutes,
 800151a:	4b31      	ldr	r3, [pc, #196]	; (80015e0 <timeDisplay+0x170>)
 800151c:	78db      	ldrb	r3, [r3, #3]
 800151e:	461a      	mov	r2, r3
 8001520:	4613      	mov	r3, r2
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <timeDisplay+0x164>)
 8001528:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	f1a3 000c 	sub.w	r0, r3, #12
 8001530:	79bb      	ldrb	r3, [r7, #6]
 8001532:	797a      	ldrb	r2, [r7, #5]
 8001534:	9201      	str	r2, [sp, #4]
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	4603      	mov	r3, r0
 800153a:	460a      	mov	r2, r1
 800153c:	4926      	ldr	r1, [pc, #152]	; (80015d8 <timeDisplay+0x168>)
 800153e:	4827      	ldr	r0, [pc, #156]	; (80015dc <timeDisplay+0x16c>)
 8001540:	f008 fc08 	bl	8009d54 <siprintf>
 8001544:	e02e      	b.n	80015a4 <timeDisplay+0x134>
					seconds);
		}
	} else {
		if (current_state.mode == TIME_SETTING) {
 8001546:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <timeDisplay+0x14c>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d113      	bne.n	8001576 <timeDisplay+0x106>
			sprintf(timeStr, "%s %02d: %02d: %02d", ampm[RTC_Time.TimeFormat],
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <timeDisplay+0x160>)
 8001550:	78db      	ldrb	r3, [r3, #3]
 8001552:	461a      	mov	r2, r3
 8001554:	4613      	mov	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4413      	add	r3, r2
 800155a:	4a1e      	ldr	r2, [pc, #120]	; (80015d4 <timeDisplay+0x164>)
 800155c:	1899      	adds	r1, r3, r2
 800155e:	79f8      	ldrb	r0, [r7, #7]
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	797a      	ldrb	r2, [r7, #5]
 8001564:	9201      	str	r2, [sp, #4]
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	4603      	mov	r3, r0
 800156a:	460a      	mov	r2, r1
 800156c:	491a      	ldr	r1, [pc, #104]	; (80015d8 <timeDisplay+0x168>)
 800156e:	481b      	ldr	r0, [pc, #108]	; (80015dc <timeDisplay+0x16c>)
 8001570:	f008 fbf0 	bl	8009d54 <siprintf>
 8001574:	e016      	b.n	80015a4 <timeDisplay+0x134>
					hours, minutes, seconds);
		} else if (current_state.mode == ALARM_TIME_SETTING) {
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <timeDisplay+0x14c>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b02      	cmp	r3, #2
 800157c:	d112      	bne.n	80015a4 <timeDisplay+0x134>
			sprintf(timeStr, "%s %02d: %02d: %02d",
					ampm[RTC_Alarm.AlarmTime.TimeFormat], hours, minutes,
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <timeDisplay+0x170>)
 8001580:	78db      	ldrb	r3, [r3, #3]
 8001582:	461a      	mov	r2, r3
 8001584:	4613      	mov	r3, r2
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	4413      	add	r3, r2
 800158a:	4a12      	ldr	r2, [pc, #72]	; (80015d4 <timeDisplay+0x164>)
 800158c:	1899      	adds	r1, r3, r2
			sprintf(timeStr, "%s %02d: %02d: %02d",
 800158e:	79f8      	ldrb	r0, [r7, #7]
 8001590:	79bb      	ldrb	r3, [r7, #6]
 8001592:	797a      	ldrb	r2, [r7, #5]
 8001594:	9201      	str	r2, [sp, #4]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	4603      	mov	r3, r0
 800159a:	460a      	mov	r2, r1
 800159c:	490e      	ldr	r1, [pc, #56]	; (80015d8 <timeDisplay+0x168>)
 800159e:	480f      	ldr	r0, [pc, #60]	; (80015dc <timeDisplay+0x16c>)
 80015a0:	f008 fbd8 	bl	8009d54 <siprintf>
					seconds);
		}
	}

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80015a4:	21c0      	movs	r1, #192	; 0xc0
 80015a6:	204e      	movs	r0, #78	; 0x4e
 80015a8:	f7ff f8ba 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, timeStr);
 80015ac:	490b      	ldr	r1, [pc, #44]	; (80015dc <timeDisplay+0x16c>)
 80015ae:	204e      	movs	r0, #78	; 0x4e
 80015b0:	f7ff f8f7 	bl	80007a2 <LCD_SendString>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000b14 	.word	0x20000b14
 80015c0:	0800af24 	.word	0x0800af24
 80015c4:	20000b1c 	.word	0x20000b1c
 80015c8:	0800af34 	.word	0x0800af34
 80015cc:	20000b20 	.word	0x20000b20
 80015d0:	20000b28 	.word	0x20000b28
 80015d4:	20000094 	.word	0x20000094
 80015d8:	0800af00 	.word	0x0800af00
 80015dc:	20000ad4 	.word	0x20000ad4
 80015e0:	20000b3c 	.word	0x20000b3c

080015e4 <musicOn>:



void musicOn() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
//	start = 1;
//	seq = 0;

	HAL_TIM_Base_Start_IT(&htim2);
 80015e8:	4804      	ldr	r0, [pc, #16]	; (80015fc <musicOn+0x18>)
 80015ea:	f005 feaf 	bl	800734c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80015ee:	2108      	movs	r1, #8
 80015f0:	4803      	ldr	r0, [pc, #12]	; (8001600 <musicOn+0x1c>)
 80015f2:	f005 ffa3 	bl	800753c <HAL_TIM_PWM_Start>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200004d4 	.word	0x200004d4
 8001600:	2000051c 	.word	0x2000051c

08001604 <schoolBellPlay>:

void schoolBellPlay() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
	uint16_t melody = (uint16_t) (1000000 / schoolBell[seq].freq);
 800160a:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <schoolBellPlay+0xa4>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	4b26      	ldr	r3, [pc, #152]	; (80016ac <schoolBellPlay+0xa8>)
 8001612:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001616:	461a      	mov	r2, r3
 8001618:	4b25      	ldr	r3, [pc, #148]	; (80016b0 <schoolBellPlay+0xac>)
 800161a:	fb93 f3f2 	sdiv	r3, r3, r2
 800161e:	80fb      	strh	r3, [r7, #6]

//	musicOn();

	if (stop == 1) {
 8001620:	4b24      	ldr	r3, [pc, #144]	; (80016b4 <schoolBellPlay+0xb0>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d10c      	bne.n	8001642 <schoolBellPlay+0x3e>
		TIM2->ARR = 2000;
 8001628:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800162c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001630:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001632:	2108      	movs	r1, #8
 8001634:	4820      	ldr	r0, [pc, #128]	; (80016b8 <schoolBellPlay+0xb4>)
 8001636:	f006 f849 	bl	80076cc <HAL_TIM_PWM_Stop>
		stop = 0;
 800163a:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <schoolBellPlay+0xb0>)
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
			stop = 1;
			seq++;
		}
	}
}
 8001640:	e02e      	b.n	80016a0 <schoolBellPlay+0x9c>
		if (seq == SCHOOL_MEL_NUM) {
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <schoolBellPlay+0xa4>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b18      	cmp	r3, #24
 8001648:	d107      	bne.n	800165a <schoolBellPlay+0x56>
			HAL_TIM_Base_Stop_IT(&htim2);
 800164a:	481c      	ldr	r0, [pc, #112]	; (80016bc <schoolBellPlay+0xb8>)
 800164c:	f005 feee 	bl	800742c <HAL_TIM_Base_Stop_IT>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001650:	2108      	movs	r1, #8
 8001652:	4819      	ldr	r0, [pc, #100]	; (80016b8 <schoolBellPlay+0xb4>)
 8001654:	f006 f83a 	bl	80076cc <HAL_TIM_PWM_Stop>
}
 8001658:	e022      	b.n	80016a0 <schoolBellPlay+0x9c>
			TIM3->ARR = melody;
 800165a:	4a19      	ldr	r2, [pc, #100]	; (80016c0 <schoolBellPlay+0xbc>)
 800165c:	88fb      	ldrh	r3, [r7, #6]
 800165e:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR3 = melody / 2;
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	085b      	lsrs	r3, r3, #1
 8001664:	b29a      	uxth	r2, r3
 8001666:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <schoolBellPlay+0xbc>)
 8001668:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM2->ARR = schoolBell[seq].delay * 2000;
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <schoolBellPlay+0xa4>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	4a0f      	ldr	r2, [pc, #60]	; (80016ac <schoolBellPlay+0xa8>)
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	885b      	ldrh	r3, [r3, #2]
 8001676:	461a      	mov	r2, r3
 8001678:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800167c:	fb03 f202 	mul.w	r2, r3, r2
 8001680:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001684:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001686:	2108      	movs	r1, #8
 8001688:	480b      	ldr	r0, [pc, #44]	; (80016b8 <schoolBellPlay+0xb4>)
 800168a:	f005 ff57 	bl	800753c <HAL_TIM_PWM_Start>
			stop = 1;
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <schoolBellPlay+0xb0>)
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
			seq++;
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <schoolBellPlay+0xa4>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	b2da      	uxtb	r2, r3
 800169c:	4b02      	ldr	r3, [pc, #8]	; (80016a8 <schoolBellPlay+0xa4>)
 800169e:	701a      	strb	r2, [r3, #0]
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	2000018c 	.word	0x2000018c
 80016ac:	20000000 	.word	0x20000000
 80016b0:	000f4240 	.word	0x000f4240
 80016b4:	2000018d 	.word	0x2000018d
 80016b8:	2000051c 	.word	0x2000051c
 80016bc:	200004d4 	.word	0x200004d4
 80016c0:	40000400 	.word	0x40000400

080016c4 <nabiPlay>:

void nabiPlay() {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
	uint16_t melody = (uint16_t) (1000000 / nabi[seq].freq);
 80016ca:	4b27      	ldr	r3, [pc, #156]	; (8001768 <nabiPlay+0xa4>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b26      	ldr	r3, [pc, #152]	; (800176c <nabiPlay+0xa8>)
 80016d2:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b25      	ldr	r3, [pc, #148]	; (8001770 <nabiPlay+0xac>)
 80016da:	fb93 f3f2 	sdiv	r3, r3, r2
 80016de:	80fb      	strh	r3, [r7, #6]

//	musicOn();

	if (stop == 1) {
 80016e0:	4b24      	ldr	r3, [pc, #144]	; (8001774 <nabiPlay+0xb0>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10c      	bne.n	8001702 <nabiPlay+0x3e>
		TIM2->ARR = 2000;
 80016e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016ec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016f0:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80016f2:	2108      	movs	r1, #8
 80016f4:	4820      	ldr	r0, [pc, #128]	; (8001778 <nabiPlay+0xb4>)
 80016f6:	f005 ffe9 	bl	80076cc <HAL_TIM_PWM_Stop>
		stop = 0;
 80016fa:	4b1e      	ldr	r3, [pc, #120]	; (8001774 <nabiPlay+0xb0>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
			stop = 1;
			seq++;
		}
	}
}
 8001700:	e02e      	b.n	8001760 <nabiPlay+0x9c>
		if (seq == NABI_MEL_NUM) {
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <nabiPlay+0xa4>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b0d      	cmp	r3, #13
 8001708:	d107      	bne.n	800171a <nabiPlay+0x56>
			HAL_TIM_Base_Stop_IT(&htim2);
 800170a:	481c      	ldr	r0, [pc, #112]	; (800177c <nabiPlay+0xb8>)
 800170c:	f005 fe8e 	bl	800742c <HAL_TIM_Base_Stop_IT>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001710:	2108      	movs	r1, #8
 8001712:	4819      	ldr	r0, [pc, #100]	; (8001778 <nabiPlay+0xb4>)
 8001714:	f005 ffda 	bl	80076cc <HAL_TIM_PWM_Stop>
}
 8001718:	e022      	b.n	8001760 <nabiPlay+0x9c>
			TIM3->ARR = melody;
 800171a:	4a19      	ldr	r2, [pc, #100]	; (8001780 <nabiPlay+0xbc>)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR3 = melody / 2;
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	b29a      	uxth	r2, r3
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <nabiPlay+0xbc>)
 8001728:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM2->ARR = nabi[seq].delay * 2000;
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <nabiPlay+0xa4>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4a0f      	ldr	r2, [pc, #60]	; (800176c <nabiPlay+0xa8>)
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	885b      	ldrh	r3, [r3, #2]
 8001736:	461a      	mov	r2, r3
 8001738:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800173c:	fb03 f202 	mul.w	r2, r3, r2
 8001740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001744:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001746:	2108      	movs	r1, #8
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <nabiPlay+0xb4>)
 800174a:	f005 fef7 	bl	800753c <HAL_TIM_PWM_Start>
			stop = 1;
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <nabiPlay+0xb0>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
			seq++;
 8001754:	4b04      	ldr	r3, [pc, #16]	; (8001768 <nabiPlay+0xa4>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	b2da      	uxtb	r2, r3
 800175c:	4b02      	ldr	r3, [pc, #8]	; (8001768 <nabiPlay+0xa4>)
 800175e:	701a      	strb	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	2000018c 	.word	0x2000018c
 800176c:	20000060 	.word	0x20000060
 8001770:	000f4240 	.word	0x000f4240
 8001774:	2000018d 	.word	0x2000018d
 8001778:	2000051c 	.word	0x2000051c
 800177c:	200004d4 	.word	0x200004d4
 8001780:	40000400 	.word	0x40000400

08001784 <musicDisplay>:

void musicDisplay(int musicNumber) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	char music_str[30];

	sprintf(music_str, "%d. %s", musicNumber,
			alarmMusic[musicNumber].musicTitle);
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	00da      	lsls	r2, r3, #3
 8001796:	1ad2      	subs	r2, r2, r3
 8001798:	4b0f      	ldr	r3, [pc, #60]	; (80017d8 <musicDisplay+0x54>)
 800179a:	4413      	add	r3, r2
 800179c:	3301      	adds	r3, #1
	sprintf(music_str, "%d. %s", musicNumber,
 800179e:	f107 0008 	add.w	r0, r7, #8
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	490d      	ldr	r1, [pc, #52]	; (80017dc <musicDisplay+0x58>)
 80017a6:	f008 fad5 	bl	8009d54 <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b10000000);
 80017aa:	2180      	movs	r1, #128	; 0x80
 80017ac:	204e      	movs	r0, #78	; 0x4e
 80017ae:	f7fe ffb7 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Music Setting");
 80017b2:	490b      	ldr	r1, [pc, #44]	; (80017e0 <musicDisplay+0x5c>)
 80017b4:	204e      	movs	r0, #78	; 0x4e
 80017b6:	f7fe fff4 	bl	80007a2 <LCD_SendString>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80017ba:	21c0      	movs	r1, #192	; 0xc0
 80017bc:	204e      	movs	r0, #78	; 0x4e
 80017be:	f7fe ffaf 	bl	8000720 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, music_str);
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	4619      	mov	r1, r3
 80017c8:	204e      	movs	r0, #78	; 0x4e
 80017ca:	f7fe ffea 	bl	80007a2 <LCD_SendString>
}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	; 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2000009c 	.word	0x2000009c
 80017dc:	0800af44 	.word	0x0800af44
 80017e0:	0800af4c 	.word	0x0800af4c

080017e4 <musicPlay>:

enum MUSIC_LIST musicList;
void musicPlay(int musicNumber) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

	switch(musicNumber) {
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d812      	bhi.n	8001818 <musicPlay+0x34>
 80017f2:	a201      	add	r2, pc, #4	; (adr r2, 80017f8 <musicPlay+0x14>)
 80017f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f8:	0800180d 	.word	0x0800180d
 80017fc:	08001813 	.word	0x08001813
 8001800:	08001819 	.word	0x08001819
 8001804:	08001819 	.word	0x08001819
 8001808:	08001819 	.word	0x08001819
	case 0:
//		musicList = MUSIC_NUM_0;
		schoolBellPlay();
 800180c:	f7ff fefa 	bl	8001604 <schoolBellPlay>
		break;
 8001810:	e003      	b.n	800181a <musicPlay+0x36>
	case 1:
//		musicList = MUSIC_NUM_1;
		nabiPlay();
 8001812:	f7ff ff57 	bl	80016c4 <nabiPlay>
		break;
 8001816:	e000      	b.n	800181a <musicPlay+0x36>
		break;
	case 4:
//		musicList = MUSIC_NUM_4;
		break;
	default:
		break;
 8001818:	bf00      	nop

	}
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop

08001824 <joyStick_btn_chk>:

enum CLOCK_BUTTON joyStick_btn_chk() {
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0

//	printf("xy[0]=%d xy[1]=%d\r\n", xy[0], xy[1]);
	if (xy[1] > 4000) {
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <joyStick_btn_chk+0x58>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001830:	d904      	bls.n	800183c <joyStick_btn_chk+0x18>
		printf("up\r\n");
 8001832:	4813      	ldr	r0, [pc, #76]	; (8001880 <joyStick_btn_chk+0x5c>)
 8001834:	f008 fa52 	bl	8009cdc <puts>
		return UP;
 8001838:	2301      	movs	r3, #1
 800183a:	e01d      	b.n	8001878 <joyStick_btn_chk+0x54>
	}
	if (xy[1] < 1000) {
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <joyStick_btn_chk+0x58>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001844:	d204      	bcs.n	8001850 <joyStick_btn_chk+0x2c>
		printf("down\r\n");
 8001846:	480f      	ldr	r0, [pc, #60]	; (8001884 <joyStick_btn_chk+0x60>)
 8001848:	f008 fa48 	bl	8009cdc <puts>
		return DOWN;
 800184c:	2302      	movs	r3, #2
 800184e:	e013      	b.n	8001878 <joyStick_btn_chk+0x54>
	}
	if (xy[0] > 4000) {
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <joyStick_btn_chk+0x58>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001858:	d904      	bls.n	8001864 <joyStick_btn_chk+0x40>
		printf("left\r\n");
 800185a:	480b      	ldr	r0, [pc, #44]	; (8001888 <joyStick_btn_chk+0x64>)
 800185c:	f008 fa3e 	bl	8009cdc <puts>
		return LEFT;
 8001860:	2304      	movs	r3, #4
 8001862:	e009      	b.n	8001878 <joyStick_btn_chk+0x54>
	}
	if (xy[0] < 1000) {
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <joyStick_btn_chk+0x58>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800186c:	d204      	bcs.n	8001878 <joyStick_btn_chk+0x54>
		printf("right\r\n");
 800186e:	4807      	ldr	r0, [pc, #28]	; (800188c <joyStick_btn_chk+0x68>)
 8001870:	f008 fa34 	bl	8009cdc <puts>
		return RIGHT;
 8001874:	2303      	movs	r3, #3
 8001876:	e7ff      	b.n	8001878 <joyStick_btn_chk+0x54>
	}
}
 8001878:	4618      	mov	r0, r3
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000ab4 	.word	0x20000ab4
 8001880:	0800af5c 	.word	0x0800af5c
 8001884:	0800af60 	.word	0x0800af60
 8001888:	0800af68 	.word	0x0800af68
 800188c:	0800af70 	.word	0x0800af70

08001890 <time_set_mode>:
//		printf("right\r\n");
//		return RIGHT;
//	}
//}

void time_set_mode() {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0

	enum CLOCK_BUTTON t_button;

	t_button = joyStick_btn_chk();
 8001896:	f7ff ffc5 	bl	8001824 <joyStick_btn_chk>
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
	if (t_position == 0) {
 800189e:	4ba1      	ldr	r3, [pc, #644]	; (8001b24 <time_set_mode+0x294>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d12b      	bne.n	80018fe <time_set_mode+0x6e>
		printf("t_position 0 \r\n");
 80018a6:	48a0      	ldr	r0, [pc, #640]	; (8001b28 <time_set_mode+0x298>)
 80018a8:	f008 fa18 	bl	8009cdc <puts>
		switch (t_button) {
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d002      	beq.n	80018b8 <time_set_mode+0x28>
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d01f      	beq.n	80018f6 <time_set_mode+0x66>
			break;
		case RIGHT:
			t_position = 1;
			break;
		default:
			break;
 80018b6:	e12f      	b.n	8001b18 <time_set_mode+0x288>
			if (stime.hours >= 12) {
 80018b8:	4b9c      	ldr	r3, [pc, #624]	; (8001b2c <time_set_mode+0x29c>)
 80018ba:	f993 3000 	ldrsb.w	r3, [r3]
 80018be:	2b0b      	cmp	r3, #11
 80018c0:	dd0c      	ble.n	80018dc <time_set_mode+0x4c>
				stime.hours -= 12;
 80018c2:	4b9a      	ldr	r3, [pc, #616]	; (8001b2c <time_set_mode+0x29c>)
 80018c4:	f993 3000 	ldrsb.w	r3, [r3]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	3b0c      	subs	r3, #12
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	b25a      	sxtb	r2, r3
 80018d0:	4b96      	ldr	r3, [pc, #600]	; (8001b2c <time_set_mode+0x29c>)
 80018d2:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 80018d4:	4b96      	ldr	r3, [pc, #600]	; (8001b30 <time_set_mode+0x2a0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	70da      	strb	r2, [r3, #3]
			break;
 80018da:	e11d      	b.n	8001b18 <time_set_mode+0x288>
				stime.hours += 12;
 80018dc:	4b93      	ldr	r3, [pc, #588]	; (8001b2c <time_set_mode+0x29c>)
 80018de:	f993 3000 	ldrsb.w	r3, [r3]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	330c      	adds	r3, #12
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	b25a      	sxtb	r2, r3
 80018ea:	4b90      	ldr	r3, [pc, #576]	; (8001b2c <time_set_mode+0x29c>)
 80018ec:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 1;
 80018ee:	4b90      	ldr	r3, [pc, #576]	; (8001b30 <time_set_mode+0x2a0>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	70da      	strb	r2, [r3, #3]
			break;
 80018f4:	e110      	b.n	8001b18 <time_set_mode+0x288>
			t_position = 1;
 80018f6:	4b8b      	ldr	r3, [pc, #556]	; (8001b24 <time_set_mode+0x294>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	601a      	str	r2, [r3, #0]
			break;
 80018fc:	e10c      	b.n	8001b18 <time_set_mode+0x288>
		}
	} else if (t_position == 1) {
 80018fe:	4b89      	ldr	r3, [pc, #548]	; (8001b24 <time_set_mode+0x294>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d143      	bne.n	800198e <time_set_mode+0xfe>
		printf("t_position 1 \r\n");
 8001906:	488b      	ldr	r0, [pc, #556]	; (8001b34 <time_set_mode+0x2a4>)
 8001908:	f008 f9e8 	bl	8009cdc <puts>
		switch (t_button) {
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	3b01      	subs	r3, #1
 8001910:	2b03      	cmp	r3, #3
 8001912:	f200 80f4 	bhi.w	8001afe <time_set_mode+0x26e>
 8001916:	a201      	add	r2, pc, #4	; (adr r2, 800191c <time_set_mode+0x8c>)
 8001918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191c:	0800193d 	.word	0x0800193d
 8001920:	08001969 	.word	0x08001969
 8001924:	0800192d 	.word	0x0800192d
 8001928:	08001935 	.word	0x08001935
		case RIGHT:
			t_position = 2;
 800192c:	4b7d      	ldr	r3, [pc, #500]	; (8001b24 <time_set_mode+0x294>)
 800192e:	2202      	movs	r2, #2
 8001930:	601a      	str	r2, [r3, #0]
			break;
 8001932:	e0f1      	b.n	8001b18 <time_set_mode+0x288>
		case LEFT:
			t_position = 0;
 8001934:	4b7b      	ldr	r3, [pc, #492]	; (8001b24 <time_set_mode+0x294>)
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
			break;
 800193a:	e0ed      	b.n	8001b18 <time_set_mode+0x288>
		case UP:
			stime.hours++;
 800193c:	4b7b      	ldr	r3, [pc, #492]	; (8001b2c <time_set_mode+0x29c>)
 800193e:	f993 3000 	ldrsb.w	r3, [r3]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	3301      	adds	r3, #1
 8001946:	b2db      	uxtb	r3, r3
 8001948:	b25a      	sxtb	r2, r3
 800194a:	4b78      	ldr	r3, [pc, #480]	; (8001b2c <time_set_mode+0x29c>)
 800194c:	701a      	strb	r2, [r3, #0]
			if (stime.hours >= 12) {
 800194e:	4b77      	ldr	r3, [pc, #476]	; (8001b2c <time_set_mode+0x29c>)
 8001950:	f993 3000 	ldrsb.w	r3, [r3]
 8001954:	2b0b      	cmp	r3, #11
 8001956:	f340 80d4 	ble.w	8001b02 <time_set_mode+0x272>
				stime.hours = 0;
 800195a:	4b74      	ldr	r3, [pc, #464]	; (8001b2c <time_set_mode+0x29c>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
				RTC_Time.TimeFormat = 0;
 8001960:	4b73      	ldr	r3, [pc, #460]	; (8001b30 <time_set_mode+0x2a0>)
 8001962:	2200      	movs	r2, #0
 8001964:	70da      	strb	r2, [r3, #3]
			}
			break;
 8001966:	e0cc      	b.n	8001b02 <time_set_mode+0x272>
		case DOWN:
			stime.hours--;
 8001968:	4b70      	ldr	r3, [pc, #448]	; (8001b2c <time_set_mode+0x29c>)
 800196a:	f993 3000 	ldrsb.w	r3, [r3]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	3b01      	subs	r3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	b25a      	sxtb	r2, r3
 8001976:	4b6d      	ldr	r3, [pc, #436]	; (8001b2c <time_set_mode+0x29c>)
 8001978:	701a      	strb	r2, [r3, #0]
			if (stime.hours < 0) {
 800197a:	4b6c      	ldr	r3, [pc, #432]	; (8001b2c <time_set_mode+0x29c>)
 800197c:	f993 3000 	ldrsb.w	r3, [r3]
 8001980:	2b00      	cmp	r3, #0
 8001982:	f280 80bc 	bge.w	8001afe <time_set_mode+0x26e>
				stime.hours = 11;
 8001986:	4b69      	ldr	r3, [pc, #420]	; (8001b2c <time_set_mode+0x29c>)
 8001988:	220b      	movs	r2, #11
 800198a:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 800198c:	e0b7      	b.n	8001afe <time_set_mode+0x26e>
		}

	} else if (t_position == 2) {
 800198e:	4b65      	ldr	r3, [pc, #404]	; (8001b24 <time_set_mode+0x294>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b02      	cmp	r3, #2
 8001994:	d13e      	bne.n	8001a14 <time_set_mode+0x184>
		printf("t_position 2 \r\n");
 8001996:	4868      	ldr	r0, [pc, #416]	; (8001b38 <time_set_mode+0x2a8>)
 8001998:	f008 f9a0 	bl	8009cdc <puts>
		switch (t_button) {
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	3b01      	subs	r3, #1
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	f200 80b0 	bhi.w	8001b06 <time_set_mode+0x276>
 80019a6:	a201      	add	r2, pc, #4	; (adr r2, 80019ac <time_set_mode+0x11c>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	080019cb 	.word	0x080019cb
 80019b0:	080019f1 	.word	0x080019f1
 80019b4:	080019bd 	.word	0x080019bd
 80019b8:	080019c5 	.word	0x080019c5
		case RIGHT:
			t_position = 3;
 80019bc:	4b59      	ldr	r3, [pc, #356]	; (8001b24 <time_set_mode+0x294>)
 80019be:	2203      	movs	r2, #3
 80019c0:	601a      	str	r2, [r3, #0]
			break;
 80019c2:	e0a9      	b.n	8001b18 <time_set_mode+0x288>
		case LEFT:
			t_position = 1;
 80019c4:	4b57      	ldr	r3, [pc, #348]	; (8001b24 <time_set_mode+0x294>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]
		case UP:
			stime.minutes++;
 80019ca:	4b58      	ldr	r3, [pc, #352]	; (8001b2c <time_set_mode+0x29c>)
 80019cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	3301      	adds	r3, #1
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	b25a      	sxtb	r2, r3
 80019d8:	4b54      	ldr	r3, [pc, #336]	; (8001b2c <time_set_mode+0x29c>)
 80019da:	705a      	strb	r2, [r3, #1]
			if (stime.minutes >= 60) {
 80019dc:	4b53      	ldr	r3, [pc, #332]	; (8001b2c <time_set_mode+0x29c>)
 80019de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80019e2:	2b3b      	cmp	r3, #59	; 0x3b
 80019e4:	f340 8091 	ble.w	8001b0a <time_set_mode+0x27a>
				stime.minutes = 0;
 80019e8:	4b50      	ldr	r3, [pc, #320]	; (8001b2c <time_set_mode+0x29c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	705a      	strb	r2, [r3, #1]
			}
			break;
 80019ee:	e08c      	b.n	8001b0a <time_set_mode+0x27a>
		case DOWN:
			stime.minutes--;
 80019f0:	4b4e      	ldr	r3, [pc, #312]	; (8001b2c <time_set_mode+0x29c>)
 80019f2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	3b01      	subs	r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	b25a      	sxtb	r2, r3
 80019fe:	4b4b      	ldr	r3, [pc, #300]	; (8001b2c <time_set_mode+0x29c>)
 8001a00:	705a      	strb	r2, [r3, #1]
			if (stime.minutes < 0) {
 8001a02:	4b4a      	ldr	r3, [pc, #296]	; (8001b2c <time_set_mode+0x29c>)
 8001a04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	da7c      	bge.n	8001b06 <time_set_mode+0x276>
				stime.minutes = 59;
 8001a0c:	4b47      	ldr	r3, [pc, #284]	; (8001b2c <time_set_mode+0x29c>)
 8001a0e:	223b      	movs	r2, #59	; 0x3b
 8001a10:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 8001a12:	e078      	b.n	8001b06 <time_set_mode+0x276>
		}
	} else if (t_position == 3) {
 8001a14:	4b43      	ldr	r3, [pc, #268]	; (8001b24 <time_set_mode+0x294>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	d17d      	bne.n	8001b18 <time_set_mode+0x288>
		printf("t_position 3 \r\n");
 8001a1c:	4847      	ldr	r0, [pc, #284]	; (8001b3c <time_set_mode+0x2ac>)
 8001a1e:	f008 f95d 	bl	8009cdc <puts>
		switch (t_button) {
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d871      	bhi.n	8001b0e <time_set_mode+0x27e>
 8001a2a:	a201      	add	r2, pc, #4	; (adr r2, 8001a30 <time_set_mode+0x1a0>)
 8001a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a30:	08001ab7 	.word	0x08001ab7
 8001a34:	08001adb 	.word	0x08001adb
 8001a38:	08001a41 	.word	0x08001a41
 8001a3c:	08001aaf 	.word	0x08001aaf
		case RIGHT:

			default_nvitem.setting_time.hours = stime.hours;
 8001a40:	4b3a      	ldr	r3, [pc, #232]	; (8001b2c <time_set_mode+0x29c>)
 8001a42:	f993 2000 	ldrsb.w	r2, [r3]
 8001a46:	4b3e      	ldr	r3, [pc, #248]	; (8001b40 <time_set_mode+0x2b0>)
 8001a48:	701a      	strb	r2, [r3, #0]
			default_nvitem.setting_time.minutes = stime.minutes;
 8001a4a:	4b38      	ldr	r3, [pc, #224]	; (8001b2c <time_set_mode+0x29c>)
 8001a4c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001a50:	4b3b      	ldr	r3, [pc, #236]	; (8001b40 <time_set_mode+0x2b0>)
 8001a52:	705a      	strb	r2, [r3, #1]
			default_nvitem.setting_time.seconds = stime.seconds;
 8001a54:	4b35      	ldr	r3, [pc, #212]	; (8001b2c <time_set_mode+0x29c>)
 8001a56:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8001a5a:	4b39      	ldr	r3, [pc, #228]	; (8001b40 <time_set_mode+0x2b0>)
 8001a5c:	709a      	strb	r2, [r3, #2]

			RTC_Time.Hours = default_nvitem.setting_time.hours;
 8001a5e:	4b38      	ldr	r3, [pc, #224]	; (8001b40 <time_set_mode+0x2b0>)
 8001a60:	f993 3000 	ldrsb.w	r3, [r3]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	4b32      	ldr	r3, [pc, #200]	; (8001b30 <time_set_mode+0x2a0>)
 8001a68:	701a      	strb	r2, [r3, #0]
			RTC_Time.Minutes = default_nvitem.setting_time.minutes;
 8001a6a:	4b35      	ldr	r3, [pc, #212]	; (8001b40 <time_set_mode+0x2b0>)
 8001a6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4b2f      	ldr	r3, [pc, #188]	; (8001b30 <time_set_mode+0x2a0>)
 8001a74:	705a      	strb	r2, [r3, #1]
			RTC_Time.Seconds = default_nvitem.setting_time.seconds;
 8001a76:	4b32      	ldr	r3, [pc, #200]	; (8001b40 <time_set_mode+0x2b0>)
 8001a78:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	4b2c      	ldr	r3, [pc, #176]	; (8001b30 <time_set_mode+0x2a0>)
 8001a80:	709a      	strb	r2, [r3, #2]
			RTC_Time.Hours %= 12;
 8001a82:	4b2b      	ldr	r3, [pc, #172]	; (8001b30 <time_set_mode+0x2a0>)
 8001a84:	781a      	ldrb	r2, [r3, #0]
 8001a86:	4b2f      	ldr	r3, [pc, #188]	; (8001b44 <time_set_mode+0x2b4>)
 8001a88:	fba3 1302 	umull	r1, r3, r3, r2
 8001a8c:	08d9      	lsrs	r1, r3, #3
 8001a8e:	460b      	mov	r3, r1
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	440b      	add	r3, r1
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4b25      	ldr	r3, [pc, #148]	; (8001b30 <time_set_mode+0x2a0>)
 8001a9c:	701a      	strb	r2, [r3, #0]

			update_nvitems();
 8001a9e:	f000 fa2f 	bl	8001f00 <update_nvitems>
			lcd_clear();
 8001aa2:	f7ff fc91 	bl	80013c8 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 8001aa6:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <time_set_mode+0x2b8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
			break;
 8001aac:	e034      	b.n	8001b18 <time_set_mode+0x288>
		case LEFT:
			t_position = 2;
 8001aae:	4b1d      	ldr	r3, [pc, #116]	; (8001b24 <time_set_mode+0x294>)
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	601a      	str	r2, [r3, #0]
			break;
 8001ab4:	e030      	b.n	8001b18 <time_set_mode+0x288>
		case UP:
			stime.seconds++;
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <time_set_mode+0x29c>)
 8001ab8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	3301      	adds	r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	b25a      	sxtb	r2, r3
 8001ac4:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <time_set_mode+0x29c>)
 8001ac6:	709a      	strb	r2, [r3, #2]
			if (stime.seconds >= 60) {
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <time_set_mode+0x29c>)
 8001aca:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001ace:	2b3b      	cmp	r3, #59	; 0x3b
 8001ad0:	dd1f      	ble.n	8001b12 <time_set_mode+0x282>
				stime.seconds = 0;
 8001ad2:	4b16      	ldr	r3, [pc, #88]	; (8001b2c <time_set_mode+0x29c>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001ad8:	e01b      	b.n	8001b12 <time_set_mode+0x282>
		case DOWN:
			stime.seconds--;
 8001ada:	4b14      	ldr	r3, [pc, #80]	; (8001b2c <time_set_mode+0x29c>)
 8001adc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	b25a      	sxtb	r2, r3
 8001ae8:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <time_set_mode+0x29c>)
 8001aea:	709a      	strb	r2, [r3, #2]
			if (stime.seconds < 0) {
 8001aec:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <time_set_mode+0x29c>)
 8001aee:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	da0f      	bge.n	8001b16 <time_set_mode+0x286>
				stime.seconds = 59;
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <time_set_mode+0x29c>)
 8001af8:	223b      	movs	r2, #59	; 0x3b
 8001afa:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001afc:	e00b      	b.n	8001b16 <time_set_mode+0x286>
			break;
 8001afe:	bf00      	nop
 8001b00:	e00a      	b.n	8001b18 <time_set_mode+0x288>
			break;
 8001b02:	bf00      	nop
 8001b04:	e008      	b.n	8001b18 <time_set_mode+0x288>
			break;
 8001b06:	bf00      	nop
 8001b08:	e006      	b.n	8001b18 <time_set_mode+0x288>
			break;
 8001b0a:	bf00      	nop
 8001b0c:	e004      	b.n	8001b18 <time_set_mode+0x288>
		default:
			break;
 8001b0e:	bf00      	nop
 8001b10:	e002      	b.n	8001b18 <time_set_mode+0x288>
			break;
 8001b12:	bf00      	nop
 8001b14:	e000      	b.n	8001b18 <time_set_mode+0x288>
			break;
 8001b16:	bf00      	nop

		}
	}
	timeDisplay();
 8001b18:	f7ff fcaa 	bl	8001470 <timeDisplay>
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20000acc 	.word	0x20000acc
 8001b28:	0800af78 	.word	0x0800af78
 8001b2c:	20000b1c 	.word	0x20000b1c
 8001b30:	20000b28 	.word	0x20000b28
 8001b34:	0800af88 	.word	0x0800af88
 8001b38:	0800af98 	.word	0x0800af98
 8001b3c:	0800afa8 	.word	0x0800afa8
 8001b40:	20000b64 	.word	0x20000b64
 8001b44:	aaaaaaab 	.word	0xaaaaaaab
 8001b48:	20000b14 	.word	0x20000b14

08001b4c <alarm_set_mode>:

void alarm_set_mode(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af02      	add	r7, sp, #8

	enum CLOCK_BUTTON al_button;

	al_button = joyStick_btn_chk();
 8001b52:	f7ff fe67 	bl	8001824 <joyStick_btn_chk>
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]

	if (al_position == 0) {
 8001b5a:	4baa      	ldr	r3, [pc, #680]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d12b      	bne.n	8001bba <alarm_set_mode+0x6e>
		printf("al_position 0 \r\n");
 8001b62:	48a9      	ldr	r0, [pc, #676]	; (8001e08 <alarm_set_mode+0x2bc>)
 8001b64:	f008 f8ba 	bl	8009cdc <puts>
		switch (al_button) {
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d002      	beq.n	8001b74 <alarm_set_mode+0x28>
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d01f      	beq.n	8001bb2 <alarm_set_mode+0x66>
			break;
		case RIGHT:
			al_position = 1;
			break;
		default:
			break;
 8001b72:	e160      	b.n	8001e36 <alarm_set_mode+0x2ea>
			if (atime.hours >= 12) {
 8001b74:	4ba5      	ldr	r3, [pc, #660]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001b76:	f993 3000 	ldrsb.w	r3, [r3]
 8001b7a:	2b0b      	cmp	r3, #11
 8001b7c:	dd0c      	ble.n	8001b98 <alarm_set_mode+0x4c>
				atime.hours -= 12;
 8001b7e:	4ba3      	ldr	r3, [pc, #652]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001b80:	f993 3000 	ldrsb.w	r3, [r3]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	3b0c      	subs	r3, #12
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b25a      	sxtb	r2, r3
 8001b8c:	4b9f      	ldr	r3, [pc, #636]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001b8e:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001b90:	4b9f      	ldr	r3, [pc, #636]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	70da      	strb	r2, [r3, #3]
			break;
 8001b96:	e14e      	b.n	8001e36 <alarm_set_mode+0x2ea>
				atime.hours += 12;
 8001b98:	4b9c      	ldr	r3, [pc, #624]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	330c      	adds	r3, #12
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	b25a      	sxtb	r2, r3
 8001ba6:	4b99      	ldr	r3, [pc, #612]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001ba8:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 1;
 8001baa:	4b99      	ldr	r3, [pc, #612]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	70da      	strb	r2, [r3, #3]
			break;
 8001bb0:	e141      	b.n	8001e36 <alarm_set_mode+0x2ea>
			al_position = 1;
 8001bb2:	4b94      	ldr	r3, [pc, #592]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
			break;
 8001bb8:	e13d      	b.n	8001e36 <alarm_set_mode+0x2ea>
		}
	} else if (al_position == 1) {
 8001bba:	4b92      	ldr	r3, [pc, #584]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d143      	bne.n	8001c4a <alarm_set_mode+0xfe>
		printf("al_position 1 \r\n");
 8001bc2:	4894      	ldr	r0, [pc, #592]	; (8001e14 <alarm_set_mode+0x2c8>)
 8001bc4:	f008 f88a 	bl	8009cdc <puts>
		switch (al_button) {
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	2b03      	cmp	r3, #3
 8001bce:	f200 810d 	bhi.w	8001dec <alarm_set_mode+0x2a0>
 8001bd2:	a201      	add	r2, pc, #4	; (adr r2, 8001bd8 <alarm_set_mode+0x8c>)
 8001bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd8:	08001bf9 	.word	0x08001bf9
 8001bdc:	08001c25 	.word	0x08001c25
 8001be0:	08001be9 	.word	0x08001be9
 8001be4:	08001bf1 	.word	0x08001bf1
		case RIGHT:
			al_position = 2;
 8001be8:	4b86      	ldr	r3, [pc, #536]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001bea:	2202      	movs	r2, #2
 8001bec:	601a      	str	r2, [r3, #0]
			break;
 8001bee:	e122      	b.n	8001e36 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 0;
 8001bf0:	4b84      	ldr	r3, [pc, #528]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
			break;
 8001bf6:	e11e      	b.n	8001e36 <alarm_set_mode+0x2ea>
		case UP:
			atime.hours++;
 8001bf8:	4b84      	ldr	r3, [pc, #528]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	3301      	adds	r3, #1
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	b25a      	sxtb	r2, r3
 8001c06:	4b81      	ldr	r3, [pc, #516]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c08:	701a      	strb	r2, [r3, #0]
			if (atime.hours >= 12) {
 8001c0a:	4b80      	ldr	r3, [pc, #512]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c10:	2b0b      	cmp	r3, #11
 8001c12:	f340 80ed 	ble.w	8001df0 <alarm_set_mode+0x2a4>
				atime.hours = 0;
 8001c16:	4b7d      	ldr	r3, [pc, #500]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
				RTC_Alarm.AlarmTime.TimeFormat = 0;
 8001c1c:	4b7c      	ldr	r3, [pc, #496]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	70da      	strb	r2, [r3, #3]
			}
			break;
 8001c22:	e0e5      	b.n	8001df0 <alarm_set_mode+0x2a4>
		case DOWN:
			atime.hours--;
 8001c24:	4b79      	ldr	r3, [pc, #484]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c26:	f993 3000 	ldrsb.w	r3, [r3]
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	b25a      	sxtb	r2, r3
 8001c32:	4b76      	ldr	r3, [pc, #472]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c34:	701a      	strb	r2, [r3, #0]
			if (atime.hours < 0) {
 8001c36:	4b75      	ldr	r3, [pc, #468]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c38:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f280 80d5 	bge.w	8001dec <alarm_set_mode+0x2a0>
				atime.hours = 11;
 8001c42:	4b72      	ldr	r3, [pc, #456]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c44:	220b      	movs	r2, #11
 8001c46:	701a      	strb	r2, [r3, #0]
			}
		default:
			break;
 8001c48:	e0d0      	b.n	8001dec <alarm_set_mode+0x2a0>
		}

	} else if (al_position == 2) {
 8001c4a:	4b6e      	ldr	r3, [pc, #440]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d13f      	bne.n	8001cd2 <alarm_set_mode+0x186>
		printf("al_position 2 \r\n");
 8001c52:	4871      	ldr	r0, [pc, #452]	; (8001e18 <alarm_set_mode+0x2cc>)
 8001c54:	f008 f842 	bl	8009cdc <puts>
		switch (al_button) {
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	f200 80c9 	bhi.w	8001df4 <alarm_set_mode+0x2a8>
 8001c62:	a201      	add	r2, pc, #4	; (adr r2, 8001c68 <alarm_set_mode+0x11c>)
 8001c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c68:	08001c87 	.word	0x08001c87
 8001c6c:	08001cad 	.word	0x08001cad
 8001c70:	08001c79 	.word	0x08001c79
 8001c74:	08001c81 	.word	0x08001c81
		case RIGHT:
			al_position = 3;
 8001c78:	4b62      	ldr	r3, [pc, #392]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	601a      	str	r2, [r3, #0]
			break;
 8001c7e:	e0da      	b.n	8001e36 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 1;
 8001c80:	4b60      	ldr	r3, [pc, #384]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	601a      	str	r2, [r3, #0]
		case UP:
			atime.minutes++;
 8001c86:	4b61      	ldr	r3, [pc, #388]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c88:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	3301      	adds	r3, #1
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	b25a      	sxtb	r2, r3
 8001c94:	4b5d      	ldr	r3, [pc, #372]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c96:	705a      	strb	r2, [r3, #1]
			if (atime.minutes >= 60) {
 8001c98:	4b5c      	ldr	r3, [pc, #368]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001c9a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001c9e:	2b3b      	cmp	r3, #59	; 0x3b
 8001ca0:	f340 80aa 	ble.w	8001df8 <alarm_set_mode+0x2ac>
				atime.minutes = 0;
 8001ca4:	4b59      	ldr	r3, [pc, #356]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	705a      	strb	r2, [r3, #1]
			}
			break;
 8001caa:	e0a5      	b.n	8001df8 <alarm_set_mode+0x2ac>
		case DOWN:
			atime.minutes--;
 8001cac:	4b57      	ldr	r3, [pc, #348]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001cae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	b25a      	sxtb	r2, r3
 8001cba:	4b54      	ldr	r3, [pc, #336]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001cbc:	705a      	strb	r2, [r3, #1]
			if (atime.minutes < 0) {
 8001cbe:	4b53      	ldr	r3, [pc, #332]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001cc0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f280 8095 	bge.w	8001df4 <alarm_set_mode+0x2a8>
				atime.minutes = 59;
 8001cca:	4b50      	ldr	r3, [pc, #320]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001ccc:	223b      	movs	r2, #59	; 0x3b
 8001cce:	705a      	strb	r2, [r3, #1]
			}
		default:
			break;
 8001cd0:	e090      	b.n	8001df4 <alarm_set_mode+0x2a8>
		}
	} else if (al_position == 3) {
 8001cd2:	4b4c      	ldr	r3, [pc, #304]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2b03      	cmp	r3, #3
 8001cd8:	f040 80ad 	bne.w	8001e36 <alarm_set_mode+0x2ea>
		printf("al_position 3 \r\n");
 8001cdc:	484f      	ldr	r0, [pc, #316]	; (8001e1c <alarm_set_mode+0x2d0>)
 8001cde:	f007 fffd 	bl	8009cdc <puts>
		switch (al_button) {
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	f200 8088 	bhi.w	8001dfc <alarm_set_mode+0x2b0>
 8001cec:	a201      	add	r2, pc, #4	; (adr r2, 8001cf4 <alarm_set_mode+0x1a8>)
 8001cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf2:	bf00      	nop
 8001cf4:	08001da5 	.word	0x08001da5
 8001cf8:	08001dc9 	.word	0x08001dc9
 8001cfc:	08001d05 	.word	0x08001d05
 8001d00:	08001d9d 	.word	0x08001d9d
		case RIGHT:

			default_nvitem.alarm_time.hours = atime.hours;
 8001d04:	4b41      	ldr	r3, [pc, #260]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001d06:	f993 2000 	ldrsb.w	r2, [r3]
 8001d0a:	4b45      	ldr	r3, [pc, #276]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d0c:	70da      	strb	r2, [r3, #3]
			default_nvitem.alarm_time.minutes = atime.minutes;
 8001d0e:	4b3f      	ldr	r3, [pc, #252]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001d10:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001d14:	4b42      	ldr	r3, [pc, #264]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d16:	711a      	strb	r2, [r3, #4]
			default_nvitem.alarm_time.seconds = atime.seconds;
 8001d18:	4b3c      	ldr	r3, [pc, #240]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001d1a:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8001d1e:	4b40      	ldr	r3, [pc, #256]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d20:	715a      	strb	r2, [r3, #5]

			RTC_Alarm.AlarmTime.Hours = default_nvitem.alarm_time.hours;
 8001d22:	4b3f      	ldr	r3, [pc, #252]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d24:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4b39      	ldr	r3, [pc, #228]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d2c:	701a      	strb	r2, [r3, #0]
			RTC_Alarm.AlarmTime.Minutes = default_nvitem.alarm_time.minutes;
 8001d2e:	4b3c      	ldr	r3, [pc, #240]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d30:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	4b36      	ldr	r3, [pc, #216]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d38:	705a      	strb	r2, [r3, #1]
			RTC_Alarm.AlarmTime.Seconds = default_nvitem.alarm_time.seconds;
 8001d3a:	4b39      	ldr	r3, [pc, #228]	; (8001e20 <alarm_set_mode+0x2d4>)
 8001d3c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b33      	ldr	r3, [pc, #204]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d44:	709a      	strb	r2, [r3, #2]
			RTC_Alarm.AlarmTime.Hours %= 12;
 8001d46:	4b32      	ldr	r3, [pc, #200]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d48:	781a      	ldrb	r2, [r3, #0]
 8001d4a:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <alarm_set_mode+0x2d8>)
 8001d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d50:	08d9      	lsrs	r1, r3, #3
 8001d52:	460b      	mov	r3, r1
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	440b      	add	r3, r1
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	4b2c      	ldr	r3, [pc, #176]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d60:	701a      	strb	r2, [r3, #0]

			printf("rtc alarm time %s %d: %d: %d\r\n", ampm[RTC_Alarm.AlarmTime.TimeFormat], RTC_Alarm.AlarmTime.Hours, RTC_Alarm.AlarmTime.Minutes, RTC_Alarm.AlarmTime.Seconds);
 8001d62:	4b2b      	ldr	r3, [pc, #172]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d64:	78db      	ldrb	r3, [r3, #3]
 8001d66:	461a      	mov	r2, r3
 8001d68:	4613      	mov	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	4a2e      	ldr	r2, [pc, #184]	; (8001e28 <alarm_set_mode+0x2dc>)
 8001d70:	1899      	adds	r1, r3, r2
 8001d72:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	461a      	mov	r2, r3
 8001d78:	4b25      	ldr	r3, [pc, #148]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d7a:	785b      	ldrb	r3, [r3, #1]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	4b24      	ldr	r3, [pc, #144]	; (8001e10 <alarm_set_mode+0x2c4>)
 8001d80:	789b      	ldrb	r3, [r3, #2]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	4603      	mov	r3, r0
 8001d86:	4829      	ldr	r0, [pc, #164]	; (8001e2c <alarm_set_mode+0x2e0>)
 8001d88:	f007 ff42 	bl	8009c10 <iprintf>

			update_nvitems();
 8001d8c:	f000 f8b8 	bl	8001f00 <update_nvitems>
			lcd_clear();
 8001d90:	f7ff fb1a 	bl	80013c8 <lcd_clear>

			current_state.mode = NORMAL_STATE;
 8001d94:	4b26      	ldr	r3, [pc, #152]	; (8001e30 <alarm_set_mode+0x2e4>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	701a      	strb	r2, [r3, #0]
			break;
 8001d9a:	e04c      	b.n	8001e36 <alarm_set_mode+0x2ea>
		case LEFT:
			al_position = 2;
 8001d9c:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <alarm_set_mode+0x2b8>)
 8001d9e:	2202      	movs	r2, #2
 8001da0:	601a      	str	r2, [r3, #0]
			break;
 8001da2:	e048      	b.n	8001e36 <alarm_set_mode+0x2ea>
		case UP:
			atime.seconds++;
 8001da4:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001da6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3301      	adds	r3, #1
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	b25a      	sxtb	r2, r3
 8001db2:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001db4:	709a      	strb	r2, [r3, #2]
			if (atime.seconds >= 60) {
 8001db6:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001db8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001dbc:	2b3b      	cmp	r3, #59	; 0x3b
 8001dbe:	dd1f      	ble.n	8001e00 <alarm_set_mode+0x2b4>
				atime.seconds = 0;
 8001dc0:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001dc6:	e01b      	b.n	8001e00 <alarm_set_mode+0x2b4>
		case DOWN:
			atime.seconds--;
 8001dc8:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001dca:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	b25a      	sxtb	r2, r3
 8001dd6:	4b0d      	ldr	r3, [pc, #52]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001dd8:	709a      	strb	r2, [r3, #2]
			if (atime.seconds < 0) {
 8001dda:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001ddc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	da27      	bge.n	8001e34 <alarm_set_mode+0x2e8>
				atime.seconds = 59;
 8001de4:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <alarm_set_mode+0x2c0>)
 8001de6:	223b      	movs	r2, #59	; 0x3b
 8001de8:	709a      	strb	r2, [r3, #2]
			}
			break;
 8001dea:	e023      	b.n	8001e34 <alarm_set_mode+0x2e8>
			break;
 8001dec:	bf00      	nop
 8001dee:	e022      	b.n	8001e36 <alarm_set_mode+0x2ea>
			break;
 8001df0:	bf00      	nop
 8001df2:	e020      	b.n	8001e36 <alarm_set_mode+0x2ea>
			break;
 8001df4:	bf00      	nop
 8001df6:	e01e      	b.n	8001e36 <alarm_set_mode+0x2ea>
			break;
 8001df8:	bf00      	nop
 8001dfa:	e01c      	b.n	8001e36 <alarm_set_mode+0x2ea>
		default:
			break;
 8001dfc:	bf00      	nop
 8001dfe:	e01a      	b.n	8001e36 <alarm_set_mode+0x2ea>
			break;
 8001e00:	bf00      	nop
 8001e02:	e018      	b.n	8001e36 <alarm_set_mode+0x2ea>
 8001e04:	20000ad0 	.word	0x20000ad0
 8001e08:	0800afb8 	.word	0x0800afb8
 8001e0c:	20000b20 	.word	0x20000b20
 8001e10:	20000b3c 	.word	0x20000b3c
 8001e14:	0800afc8 	.word	0x0800afc8
 8001e18:	0800afd8 	.word	0x0800afd8
 8001e1c:	0800afe8 	.word	0x0800afe8
 8001e20:	20000b64 	.word	0x20000b64
 8001e24:	aaaaaaab 	.word	0xaaaaaaab
 8001e28:	20000094 	.word	0x20000094
 8001e2c:	0800aff8 	.word	0x0800aff8
 8001e30:	20000b14 	.word	0x20000b14
			break;
 8001e34:	bf00      	nop

		}
	}
	timeDisplay();
 8001e36:	f7ff fb1b 	bl	8001470 <timeDisplay>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop

08001e44 <music_set_mode>:

void music_set_mode() {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
	enum CLOCK_BUTTON mu_button;
	int mu_position, mu_cnt;

	mu_button = joyStick_btn_chk();
 8001e4a:	f7ff fceb 	bl	8001824 <joyStick_btn_chk>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	72fb      	strb	r3, [r7, #11]
	mu_position = current_state.music_num;
 8001e52:	4b27      	ldr	r3, [pc, #156]	; (8001ef0 <music_set_mode+0xac>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	60fb      	str	r3, [r7, #12]
	mu_cnt = sizeof(alarmMusic) / sizeof(alarmMusic[0]);
 8001e58:	2305      	movs	r3, #5
 8001e5a:	607b      	str	r3, [r7, #4]

	switch (mu_button) {
 8001e5c:	7afb      	ldrb	r3, [r7, #11]
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d01a      	beq.n	8001e98 <music_set_mode+0x54>
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	dc23      	bgt.n	8001eae <music_set_mode+0x6a>
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d002      	beq.n	8001e70 <music_set_mode+0x2c>
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d00a      	beq.n	8001e84 <music_set_mode+0x40>
		update_nvitems();
		lcd_clear();

		current_state.mode = NORMAL_STATE;
	default:
		break;
 8001e6e:	e01e      	b.n	8001eae <music_set_mode+0x6a>
		mu_position++;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	3301      	adds	r3, #1
 8001e74:	60fb      	str	r3, [r7, #12]
		if (mu_position == mu_cnt) {
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d119      	bne.n	8001eb2 <music_set_mode+0x6e>
			mu_position = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
		break;
 8001e82:	e016      	b.n	8001eb2 <music_set_mode+0x6e>
		mu_position--;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	60fb      	str	r3, [r7, #12]
		if (mu_position < 0) {
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	da12      	bge.n	8001eb6 <music_set_mode+0x72>
			mu_position = mu_cnt - 1;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	60fb      	str	r3, [r7, #12]
		break;
 8001e96:	e00e      	b.n	8001eb6 <music_set_mode+0x72>
		default_nvitem.alarm_music_num = mu_position;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	b25a      	sxtb	r2, r3
 8001e9c:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <music_set_mode+0xb0>)
 8001e9e:	719a      	strb	r2, [r3, #6]
		update_nvitems();
 8001ea0:	f000 f82e 	bl	8001f00 <update_nvitems>
		lcd_clear();
 8001ea4:	f7ff fa90 	bl	80013c8 <lcd_clear>
		current_state.mode = NORMAL_STATE;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <music_set_mode+0xac>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	701a      	strb	r2, [r3, #0]
		break;
 8001eae:	bf00      	nop
 8001eb0:	e002      	b.n	8001eb8 <music_set_mode+0x74>
		break;
 8001eb2:	bf00      	nop
 8001eb4:	e000      	b.n	8001eb8 <music_set_mode+0x74>
		break;
 8001eb6:	bf00      	nop
	}

	current_state.music_num = mu_position;
 8001eb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <music_set_mode+0xac>)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6053      	str	r3, [r2, #4]

	musicDisplay(mu_position);
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f7ff fc60 	bl	8001784 <musicDisplay>
	musicPlay(mu_position);
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f7ff fc8d 	bl	80017e4 <musicPlay>

	printf("%d. %s\r\n", mu_position, alarmMusic[mu_position].musicTitle);
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	4413      	add	r3, r2
 8001ed2:	00da      	lsls	r2, r3, #3
 8001ed4:	1ad2      	subs	r2, r2, r3
 8001ed6:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <music_set_mode+0xb4>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	3301      	adds	r3, #1
 8001edc:	461a      	mov	r2, r3
 8001ede:	68f9      	ldr	r1, [r7, #12]
 8001ee0:	4806      	ldr	r0, [pc, #24]	; (8001efc <music_set_mode+0xb8>)
 8001ee2:	f007 fe95 	bl	8009c10 <iprintf>

}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000b14 	.word	0x20000b14
 8001ef4:	20000b64 	.word	0x20000b64
 8001ef8:	2000009c 	.word	0x2000009c
 8001efc:	0800b018 	.word	0x0800b018

08001f00 <update_nvitems>:

HAL_StatusTypeDef update_nvitems(void) {
 8001f00:	b5b0      	push	{r4, r5, r7, lr}
 8001f02:	b08e      	sub	sp, #56	; 0x38
 8001f04:	af00      	add	r7, sp, #0
	uint32_t FirstSector, NbOfSectors, SECTORError;
	FLASH_EraseInitTypeDef EraseInitStruct;
	HAL_StatusTypeDef error = HAL_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint32_t Address, i;
	uint64_t Data;
	uint8_t *ptr;

	HAL_FLASH_Unlock();
 8001f0c:	f002 fb12 	bl	8004534 <HAL_FLASH_Unlock>

	FirstSector = ADDR_FLASH_SECTOR_10;
 8001f10:	4b2d      	ldr	r3, [pc, #180]	; (8001fc8 <update_nvitems+0xc8>)
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
	NbOfSectors = 1;
 8001f14:	2301      	movs	r3, #1
 8001f16:	62bb      	str	r3, [r7, #40]	; 0x28
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	603b      	str	r3, [r7, #0]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = FirstSector;
 8001f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f22:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.NbSectors = NbOfSectors;
 8001f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f26:	60fb      	str	r3, [r7, #12]

//	printf("\r\n--------------erase-----------\r\n");

//	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) == HAL_OK) {
 8001f28:	f107 0214 	add.w	r2, r7, #20
 8001f2c:	463b      	mov	r3, r7
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f002 fc71 	bl	8004818 <HAL_FLASHEx_Erase>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d107      	bne.n	8001f4c <update_nvitems+0x4c>
		printf("\r\n--------------erase complete-----------\r\n");
 8001f3c:	4823      	ldr	r0, [pc, #140]	; (8001fcc <update_nvitems+0xcc>)
 8001f3e:	f007 fecd 	bl	8009cdc <puts>
	} else {
		printf("\r\n--------------erase error-----------\r\n");
		return error;
	}

	ptr = (uint8_t*) &default_nvitem;
 8001f42:	4b23      	ldr	r3, [pc, #140]	; (8001fd0 <update_nvitems+0xd0>)
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24

	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 8001f46:	2300      	movs	r3, #0
 8001f48:	637b      	str	r3, [r7, #52]	; 0x34
 8001f4a:	e030      	b.n	8001fae <update_nvitems+0xae>
		printf("\r\n--------------erase error-----------\r\n");
 8001f4c:	4821      	ldr	r0, [pc, #132]	; (8001fd4 <update_nvitems+0xd4>)
 8001f4e:	f007 fec5 	bl	8009cdc <puts>
		return error;
 8001f52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001f56:	e032      	b.n	8001fbe <update_nvitems+0xbe>
		Address = (uint8_t*) nv_items + i;
 8001f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f5a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001f5e:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 8001f62:	623b      	str	r3, [r7, #32]
		Data = *((uint8_t*) ptr + i);
 8001f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f68:	4413      	add	r3, r2
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2200      	movs	r2, #0
 8001f70:	461c      	mov	r4, r3
 8001f72:	4615      	mov	r5, r2
 8001f74:	e9c7 4506 	strd	r4, r5, [r7, #24]
		error = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, Data);
 8001f78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f7c:	6a39      	ldr	r1, [r7, #32]
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f002 fa84 	bl	800448c <HAL_FLASH_Program>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		printf("DATA: %ld\r\n", Data);
 8001f8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f8e:	4812      	ldr	r0, [pc, #72]	; (8001fd8 <update_nvitems+0xd8>)
 8001f90:	f007 fe3e 	bl	8009c10 <iprintf>

		if (error != HAL_OK) {
 8001f94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <update_nvitems+0xa8>
			printf("\r\n--------------overwrite error-----------\r\n");
 8001f9c:	480f      	ldr	r0, [pc, #60]	; (8001fdc <update_nvitems+0xdc>)
 8001f9e:	f007 fe9d 	bl	8009cdc <puts>
			return error;
 8001fa2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fa6:	e00a      	b.n	8001fbe <update_nvitems+0xbe>
	for (i = 0; i < sizeof(NVitemTypeDef); i++) {
 8001fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001faa:	3301      	adds	r3, #1
 8001fac:	637b      	str	r3, [r7, #52]	; 0x34
 8001fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fb0:	2b06      	cmp	r3, #6
 8001fb2:	d9d1      	bls.n	8001f58 <update_nvitems+0x58>
		}
	}
	printf("\r\n--------------overwrite complete-----------\r\n");
 8001fb4:	480a      	ldr	r0, [pc, #40]	; (8001fe0 <update_nvitems+0xe0>)
 8001fb6:	f007 fe91 	bl	8009cdc <puts>
	HAL_FLASH_Lock();
 8001fba:	f002 fadd 	bl	8004578 <HAL_FLASH_Lock>
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3738      	adds	r7, #56	; 0x38
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	080c0000 	.word	0x080c0000
 8001fcc:	0800b024 	.word	0x0800b024
 8001fd0:	20000b64 	.word	0x20000b64
 8001fd4:	0800b050 	.word	0x0800b050
 8001fd8:	0800b078 	.word	0x0800b078
 8001fdc:	0800b084 	.word	0x0800b084
 8001fe0:	0800b0b0 	.word	0x0800b0b0

08001fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe8:	b672      	cpsid	i
}
 8001fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001fec:	e7fe      	b.n	8001fec <Error_Handler+0x8>
	...

08001ff0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	607b      	str	r3, [r7, #4]
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <HAL_MspInit+0x4c>)
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffe:	4a0f      	ldr	r2, [pc, #60]	; (800203c <HAL_MspInit+0x4c>)
 8002000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002004:	6453      	str	r3, [r2, #68]	; 0x44
 8002006:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_MspInit+0x4c>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <HAL_MspInit+0x4c>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a08      	ldr	r2, [pc, #32]	; (800203c <HAL_MspInit+0x4c>)
 800201c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <HAL_MspInit+0x4c>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202a:	603b      	str	r3, [r7, #0]
 800202c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40023800 	.word	0x40023800

08002040 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08a      	sub	sp, #40	; 0x28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a3c      	ldr	r2, [pc, #240]	; (8002150 <HAL_ADC_MspInit+0x110>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d171      	bne.n	8002146 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	4b3b      	ldr	r3, [pc, #236]	; (8002154 <HAL_ADC_MspInit+0x114>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	4a3a      	ldr	r2, [pc, #232]	; (8002154 <HAL_ADC_MspInit+0x114>)
 800206c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002070:	6453      	str	r3, [r2, #68]	; 0x44
 8002072:	4b38      	ldr	r3, [pc, #224]	; (8002154 <HAL_ADC_MspInit+0x114>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b34      	ldr	r3, [pc, #208]	; (8002154 <HAL_ADC_MspInit+0x114>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a33      	ldr	r2, [pc, #204]	; (8002154 <HAL_ADC_MspInit+0x114>)
 8002088:	f043 0304 	orr.w	r3, r3, #4
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b31      	ldr	r3, [pc, #196]	; (8002154 <HAL_ADC_MspInit+0x114>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_ADC_MspInit+0x114>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a2c      	ldr	r2, [pc, #176]	; (8002154 <HAL_ADC_MspInit+0x114>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b2a      	ldr	r3, [pc, #168]	; (8002154 <HAL_ADC_MspInit+0x114>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80020b6:	2309      	movs	r3, #9
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ba:	2303      	movs	r3, #3
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020c2:	f107 0314 	add.w	r3, r7, #20
 80020c6:	4619      	mov	r1, r3
 80020c8:	4823      	ldr	r0, [pc, #140]	; (8002158 <HAL_ADC_MspInit+0x118>)
 80020ca:	f002 fce5 	bl	8004a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020ce:	2308      	movs	r3, #8
 80020d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020d2:	2303      	movs	r3, #3
 80020d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	481e      	ldr	r0, [pc, #120]	; (800215c <HAL_ADC_MspInit+0x11c>)
 80020e2:	f002 fcd9 	bl	8004a98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <HAL_ADC_MspInit+0x120>)
 80020e8:	4a1e      	ldr	r2, [pc, #120]	; (8002164 <HAL_ADC_MspInit+0x124>)
 80020ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <HAL_ADC_MspInit+0x120>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_ADC_MspInit+0x120>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f8:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_ADC_MspInit+0x120>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002100:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002104:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002106:	4b16      	ldr	r3, [pc, #88]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002108:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800210c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800210e:	4b14      	ldr	r3, [pc, #80]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002110:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002114:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002118:	f44f 7280 	mov.w	r2, #256	; 0x100
 800211c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800211e:	4b10      	ldr	r3, [pc, #64]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002120:	2200      	movs	r2, #0
 8002122:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002124:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002126:	2200      	movs	r2, #0
 8002128:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <HAL_ADC_MspInit+0x120>)
 800212c:	f001 fa84 	bl	8003638 <HAL_DMA_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002136:	f7ff ff55 	bl	8001fe4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a08      	ldr	r2, [pc, #32]	; (8002160 <HAL_ADC_MspInit+0x120>)
 800213e:	639a      	str	r2, [r3, #56]	; 0x38
 8002140:	4a07      	ldr	r2, [pc, #28]	; (8002160 <HAL_ADC_MspInit+0x120>)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002146:	bf00      	nop
 8002148:	3728      	adds	r7, #40	; 0x28
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40012000 	.word	0x40012000
 8002154:	40023800 	.word	0x40023800
 8002158:	40020800 	.word	0x40020800
 800215c:	40020000 	.word	0x40020000
 8002160:	20000350 	.word	0x20000350
 8002164:	40026410 	.word	0x40026410

08002168 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08e      	sub	sp, #56	; 0x38
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a55      	ldr	r2, [pc, #340]	; (80022dc <HAL_ETH_MspInit+0x174>)
 8002186:	4293      	cmp	r3, r2
 8002188:	f040 80a4 	bne.w	80022d4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
 8002190:	4b53      	ldr	r3, [pc, #332]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	4a52      	ldr	r2, [pc, #328]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002196:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800219a:	6313      	str	r3, [r2, #48]	; 0x30
 800219c:	4b50      	ldr	r3, [pc, #320]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a4:	623b      	str	r3, [r7, #32]
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	4b4c      	ldr	r3, [pc, #304]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b0:	4a4b      	ldr	r2, [pc, #300]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80021b6:	6313      	str	r3, [r2, #48]	; 0x30
 80021b8:	4b49      	ldr	r3, [pc, #292]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80021c0:	61fb      	str	r3, [r7, #28]
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
 80021c8:	4b45      	ldr	r3, [pc, #276]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	4a44      	ldr	r2, [pc, #272]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80021d2:	6313      	str	r3, [r2, #48]	; 0x30
 80021d4:	4b42      	ldr	r3, [pc, #264]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	4b3e      	ldr	r3, [pc, #248]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	4a3d      	ldr	r2, [pc, #244]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021ea:	f043 0304 	orr.w	r3, r3, #4
 80021ee:	6313      	str	r3, [r2, #48]	; 0x30
 80021f0:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fc:	2300      	movs	r3, #0
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	4b37      	ldr	r3, [pc, #220]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002204:	4a36      	ldr	r2, [pc, #216]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002206:	f043 0301 	orr.w	r3, r3, #1
 800220a:	6313      	str	r3, [r2, #48]	; 0x30
 800220c:	4b34      	ldr	r3, [pc, #208]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	4b30      	ldr	r3, [pc, #192]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	4a2f      	ldr	r2, [pc, #188]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	6313      	str	r3, [r2, #48]	; 0x30
 8002228:	4b2d      	ldr	r3, [pc, #180]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800222a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002234:	2300      	movs	r3, #0
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	4a28      	ldr	r2, [pc, #160]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 800223e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002242:	6313      	str	r3, [r2, #48]	; 0x30
 8002244:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <HAL_ETH_MspInit+0x178>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002250:	2332      	movs	r3, #50	; 0x32
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002260:	230b      	movs	r3, #11
 8002262:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002268:	4619      	mov	r1, r3
 800226a:	481e      	ldr	r0, [pc, #120]	; (80022e4 <HAL_ETH_MspInit+0x17c>)
 800226c:	f002 fc14 	bl	8004a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002270:	2386      	movs	r3, #134	; 0x86
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002280:	230b      	movs	r3, #11
 8002282:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002288:	4619      	mov	r1, r3
 800228a:	4817      	ldr	r0, [pc, #92]	; (80022e8 <HAL_ETH_MspInit+0x180>)
 800228c:	f002 fc04 	bl	8004a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002296:	2302      	movs	r3, #2
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229e:	2303      	movs	r3, #3
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022a2:	230b      	movs	r3, #11
 80022a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80022a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022aa:	4619      	mov	r1, r3
 80022ac:	480f      	ldr	r0, [pc, #60]	; (80022ec <HAL_ETH_MspInit+0x184>)
 80022ae:	f002 fbf3 	bl	8004a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80022b2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022c4:	230b      	movs	r3, #11
 80022c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4808      	ldr	r0, [pc, #32]	; (80022f0 <HAL_ETH_MspInit+0x188>)
 80022d0:	f002 fbe2 	bl	8004a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80022d4:	bf00      	nop
 80022d6:	3738      	adds	r7, #56	; 0x38
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40028000 	.word	0x40028000
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40020800 	.word	0x40020800
 80022e8:	40020000 	.word	0x40020000
 80022ec:	40020400 	.word	0x40020400
 80022f0:	40021800 	.word	0x40021800

080022f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a19      	ldr	r2, [pc, #100]	; (8002378 <HAL_I2C_MspInit+0x84>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d12c      	bne.n	8002370 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	4b18      	ldr	r3, [pc, #96]	; (800237c <HAL_I2C_MspInit+0x88>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a17      	ldr	r2, [pc, #92]	; (800237c <HAL_I2C_MspInit+0x88>)
 8002320:	f043 0302 	orr.w	r3, r3, #2
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_I2C_MspInit+0x88>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002332:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002338:	2312      	movs	r3, #18
 800233a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002344:	2304      	movs	r3, #4
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	4619      	mov	r1, r3
 800234e:	480c      	ldr	r0, [pc, #48]	; (8002380 <HAL_I2C_MspInit+0x8c>)
 8002350:	f002 fba2 	bl	8004a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <HAL_I2C_MspInit+0x88>)
 800235a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235c:	4a07      	ldr	r2, [pc, #28]	; (800237c <HAL_I2C_MspInit+0x88>)
 800235e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002362:	6413      	str	r3, [r2, #64]	; 0x40
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <HAL_I2C_MspInit+0x88>)
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	; 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40005400 	.word	0x40005400
 800237c:	40023800 	.word	0x40023800
 8002380:	40020400 	.word	0x40020400

08002384 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08e      	sub	sp, #56	; 0x38
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800238c:	f107 0308 	add.w	r3, r7, #8
 8002390:	2230      	movs	r2, #48	; 0x30
 8002392:	2100      	movs	r1, #0
 8002394:	4618      	mov	r0, r3
 8002396:	f007 fdd5 	bl	8009f44 <memset>
  if(hrtc->Instance==RTC)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a0c      	ldr	r2, [pc, #48]	; (80023d0 <HAL_RTC_MspInit+0x4c>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d111      	bne.n	80023c8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023a4:	2320      	movs	r3, #32
 80023a6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80023a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	4618      	mov	r0, r3
 80023b4:	f004 f92a 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80023be:	f7ff fe11 	bl	8001fe4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023c2:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <HAL_RTC_MspInit+0x50>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023c8:	bf00      	nop
 80023ca:	3738      	adds	r7, #56	; 0x38
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40002800 	.word	0x40002800
 80023d4:	42470e3c 	.word	0x42470e3c

080023d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023e8:	d10e      	bne.n	8002408 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b13      	ldr	r3, [pc, #76]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	4a12      	ldr	r2, [pc, #72]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6413      	str	r3, [r2, #64]	; 0x40
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002406:	e012      	b.n	800242e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_TIM_Base_MspInit+0x68>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d10d      	bne.n	800242e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	4a08      	ldr	r2, [pc, #32]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 800241c:	f043 0302 	orr.w	r3, r3, #2
 8002420:	6413      	str	r3, [r2, #64]	; 0x40
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_TIM_Base_MspInit+0x64>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
}
 800242e:	bf00      	nop
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800
 8002440:	40000400 	.word	0x40000400

08002444 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 030c 	add.w	r3, r7, #12
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a12      	ldr	r2, [pc, #72]	; (80024ac <HAL_TIM_MspPostInit+0x68>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d11d      	bne.n	80024a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <HAL_TIM_MspPostInit+0x6c>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	4a10      	ldr	r2, [pc, #64]	; (80024b0 <HAL_TIM_MspPostInit+0x6c>)
 8002470:	f043 0302 	orr.w	r3, r3, #2
 8002474:	6313      	str	r3, [r2, #48]	; 0x30
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <HAL_TIM_MspPostInit+0x6c>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002482:	2301      	movs	r3, #1
 8002484:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002486:	2302      	movs	r3, #2
 8002488:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248e:	2300      	movs	r3, #0
 8002490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002492:	2302      	movs	r3, #2
 8002494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	4619      	mov	r1, r3
 800249c:	4805      	ldr	r0, [pc, #20]	; (80024b4 <HAL_TIM_MspPostInit+0x70>)
 800249e:	f002 fafb 	bl	8004a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024a2:	bf00      	nop
 80024a4:	3720      	adds	r7, #32
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40020400 	.word	0x40020400

080024b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <HAL_UART_MspInit+0x84>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d12c      	bne.n	8002534 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_UART_MspInit+0x88>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <HAL_UART_MspInit+0x88>)
 8002500:	f043 0308 	orr.w	r3, r3, #8
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_UART_MspInit+0x88>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002512:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002520:	2303      	movs	r3, #3
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002524:	2307      	movs	r3, #7
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	4619      	mov	r1, r3
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <HAL_UART_MspInit+0x8c>)
 8002530:	f002 fab2 	bl	8004a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002534:	bf00      	nop
 8002536:	3728      	adds	r7, #40	; 0x28
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40004800 	.word	0x40004800
 8002540:	40023800 	.word	0x40023800
 8002544:	40020c00 	.word	0x40020c00

08002548 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002568:	d13f      	bne.n	80025ea <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a20      	ldr	r2, [pc, #128]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b1e      	ldr	r3, [pc, #120]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002586:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800258a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002594:	2303      	movs	r3, #3
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002598:	230a      	movs	r3, #10
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	4815      	ldr	r0, [pc, #84]	; (80025f8 <HAL_PCD_MspInit+0xb0>)
 80025a4:	f002 fa78 	bl	8004a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80025a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025ae:	2300      	movs	r3, #0
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4619      	mov	r1, r3
 80025bc:	480e      	ldr	r0, [pc, #56]	; (80025f8 <HAL_PCD_MspInit+0xb0>)
 80025be:	f002 fa6b 	bl	8004a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80025c2:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 80025c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c6:	4a0b      	ldr	r2, [pc, #44]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 80025c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025cc:	6353      	str	r3, [r2, #52]	; 0x34
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d6:	4a07      	ldr	r2, [pc, #28]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 80025d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025dc:	6453      	str	r3, [r2, #68]	; 0x44
 80025de:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <HAL_PCD_MspInit+0xac>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80025ea:	bf00      	nop
 80025ec:	3728      	adds	r7, #40	; 0x28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40020000 	.word	0x40020000

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002600:	e7fe      	b.n	8002600 <NMI_Handler+0x4>

08002602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002606:	e7fe      	b.n	8002606 <HardFault_Handler+0x4>

08002608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800260c:	e7fe      	b.n	800260c <MemManage_Handler+0x4>

0800260e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002612:	e7fe      	b.n	8002612 <BusFault_Handler+0x4>

08002614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <UsageFault_Handler+0x4>

0800261a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002636:	b480      	push	{r7}
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002648:	f000 f95a 	bl	8002900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	bd80      	pop	{r7, pc}

08002650 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Joy_btn_Pin);
 8002654:	2008      	movs	r0, #8
 8002656:	f002 fc17 	bl	8004e88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002664:	4802      	ldr	r0, [pc, #8]	; (8002670 <ADC_IRQHandler+0x10>)
 8002666:	f000 f9d2 	bl	8002a0e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000308 	.word	0x20000308

08002674 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <TIM2_IRQHandler+0x10>)
 800267a:	f005 f897 	bl	80077ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200004d4 	.word	0x200004d4

08002688 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <USART3_IRQHandler+0x10>)
 800268e:	f005 ffc7 	bl	8008620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000564 	.word	0x20000564

0800269c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80026a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80026a4:	f002 fbf0 	bl	8004e88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}

080026ac <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80026b0:	4802      	ldr	r0, [pc, #8]	; (80026bc <RTC_Alarm_IRQHandler+0x10>)
 80026b2:	f004 fcef 	bl	8007094 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	200004b4 	.word	0x200004b4

080026c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026c4:	4802      	ldr	r0, [pc, #8]	; (80026d0 <DMA2_Stream0_IRQHandler+0x10>)
 80026c6:	f001 f94f 	bl	8003968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000350 	.word	0x20000350

080026d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	e00a      	b.n	80026fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026e6:	f3af 8000 	nop.w
 80026ea:	4601      	mov	r1, r0
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	60ba      	str	r2, [r7, #8]
 80026f2:	b2ca      	uxtb	r2, r1
 80026f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	3301      	adds	r3, #1
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	429a      	cmp	r2, r3
 8002702:	dbf0      	blt.n	80026e6 <_read+0x12>
  }

  return len;
 8002704:	687b      	ldr	r3, [r7, #4]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <_close>:
  }
  return len;
}

int _close(int file)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002736:	605a      	str	r2, [r3, #4]
  return 0;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <_isatty>:

int _isatty(int file)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800274e:	2301      	movs	r3, #1
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
	...

08002778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002780:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <_sbrk+0x5c>)
 8002782:	4b15      	ldr	r3, [pc, #84]	; (80027d8 <_sbrk+0x60>)
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800278c:	4b13      	ldr	r3, [pc, #76]	; (80027dc <_sbrk+0x64>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d102      	bne.n	800279a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002794:	4b11      	ldr	r3, [pc, #68]	; (80027dc <_sbrk+0x64>)
 8002796:	4a12      	ldr	r2, [pc, #72]	; (80027e0 <_sbrk+0x68>)
 8002798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800279a:	4b10      	ldr	r3, [pc, #64]	; (80027dc <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d207      	bcs.n	80027b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a8:	f007 fc1a 	bl	8009fe0 <__errno>
 80027ac:	4603      	mov	r3, r0
 80027ae:	220c      	movs	r2, #12
 80027b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027b2:	f04f 33ff 	mov.w	r3, #4294967295
 80027b6:	e009      	b.n	80027cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <_sbrk+0x64>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027be:	4b07      	ldr	r3, [pc, #28]	; (80027dc <_sbrk+0x64>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	4a05      	ldr	r2, [pc, #20]	; (80027dc <_sbrk+0x64>)
 80027c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ca:	68fb      	ldr	r3, [r7, #12]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20030000 	.word	0x20030000
 80027d8:	00000400 	.word	0x00000400
 80027dc:	20000b74 	.word	0x20000b74
 80027e0:	20000ce8 	.word	0x20000ce8

080027e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027e8:	4b06      	ldr	r3, [pc, #24]	; (8002804 <SystemInit+0x20>)
 80027ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ee:	4a05      	ldr	r2, [pc, #20]	; (8002804 <SystemInit+0x20>)
 80027f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027f8:	bf00      	nop
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002808:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002840 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800280c:	480d      	ldr	r0, [pc, #52]	; (8002844 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800280e:	490e      	ldr	r1, [pc, #56]	; (8002848 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002810:	4a0e      	ldr	r2, [pc, #56]	; (800284c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002814:	e002      	b.n	800281c <LoopCopyDataInit>

08002816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800281a:	3304      	adds	r3, #4

0800281c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800281c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800281e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002820:	d3f9      	bcc.n	8002816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002822:	4a0b      	ldr	r2, [pc, #44]	; (8002850 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002824:	4c0b      	ldr	r4, [pc, #44]	; (8002854 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002828:	e001      	b.n	800282e <LoopFillZerobss>

0800282a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800282a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800282c:	3204      	adds	r2, #4

0800282e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800282e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002830:	d3fb      	bcc.n	800282a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002832:	f7ff ffd7 	bl	80027e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002836:	f007 fbd9 	bl	8009fec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800283a:	f7fd ffd5 	bl	80007e8 <main>
  bx  lr    
 800283e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002840:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002848:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 800284c:	0800b144 	.word	0x0800b144
  ldr r2, =_sbss
 8002850:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8002854:	20000ce8 	.word	0x20000ce8

08002858 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002858:	e7fe      	b.n	8002858 <CAN1_RX0_IRQHandler>
	...

0800285c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002860:	4b0e      	ldr	r3, [pc, #56]	; (800289c <HAL_Init+0x40>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a0d      	ldr	r2, [pc, #52]	; (800289c <HAL_Init+0x40>)
 8002866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800286a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_Init+0x40>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0a      	ldr	r2, [pc, #40]	; (800289c <HAL_Init+0x40>)
 8002872:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002876:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002878:	4b08      	ldr	r3, [pc, #32]	; (800289c <HAL_Init+0x40>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a07      	ldr	r2, [pc, #28]	; (800289c <HAL_Init+0x40>)
 800287e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002882:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002884:	2003      	movs	r0, #3
 8002886:	f000 fe95 	bl	80035b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800288a:	2000      	movs	r0, #0
 800288c:	f000 f808 	bl	80028a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002890:	f7ff fbae 	bl	8001ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40023c00 	.word	0x40023c00

080028a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028a8:	4b12      	ldr	r3, [pc, #72]	; (80028f4 <HAL_InitTick+0x54>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <HAL_InitTick+0x58>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	4619      	mov	r1, r3
 80028b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fead 	bl	800361e <HAL_SYSTICK_Config>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e00e      	b.n	80028ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b0f      	cmp	r3, #15
 80028d2:	d80a      	bhi.n	80028ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028d4:	2200      	movs	r2, #0
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	f04f 30ff 	mov.w	r0, #4294967295
 80028dc:	f000 fe75 	bl	80035ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028e0:	4a06      	ldr	r2, [pc, #24]	; (80028fc <HAL_InitTick+0x5c>)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e000      	b.n	80028ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000108 	.word	0x20000108
 80028f8:	20000110 	.word	0x20000110
 80028fc:	2000010c 	.word	0x2000010c

08002900 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002904:	4b06      	ldr	r3, [pc, #24]	; (8002920 <HAL_IncTick+0x20>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	461a      	mov	r2, r3
 800290a:	4b06      	ldr	r3, [pc, #24]	; (8002924 <HAL_IncTick+0x24>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4413      	add	r3, r2
 8002910:	4a04      	ldr	r2, [pc, #16]	; (8002924 <HAL_IncTick+0x24>)
 8002912:	6013      	str	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000110 	.word	0x20000110
 8002924:	20000b78 	.word	0x20000b78

08002928 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  return uwTick;
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <HAL_GetTick+0x14>)
 800292e:	681b      	ldr	r3, [r3, #0]
}
 8002930:	4618      	mov	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	20000b78 	.word	0x20000b78

08002940 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002948:	f7ff ffee 	bl	8002928 <HAL_GetTick>
 800294c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002958:	d005      	beq.n	8002966 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800295a:	4b0a      	ldr	r3, [pc, #40]	; (8002984 <HAL_Delay+0x44>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	4413      	add	r3, r2
 8002964:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002966:	bf00      	nop
 8002968:	f7ff ffde 	bl	8002928 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	429a      	cmp	r2, r3
 8002976:	d8f7      	bhi.n	8002968 <HAL_Delay+0x28>
  {
  }
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000110 	.word	0x20000110

08002988 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e033      	b.n	8002a06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d109      	bne.n	80029ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff fb4a 	bl	8002040 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d118      	bne.n	80029f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029ce:	f023 0302 	bic.w	r3, r3, #2
 80029d2:	f043 0202 	orr.w	r2, r3, #2
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 fb92 	bl	8003104 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f023 0303 	bic.w	r3, r3, #3
 80029ee:	f043 0201 	orr.w	r2, r3, #1
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	641a      	str	r2, [r3, #64]	; 0x40
 80029f6:	e001      	b.n	80029fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	f003 0320 	and.w	r3, r3, #32
 8002a3c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d049      	beq.n	8002ad8 <HAL_ADC_IRQHandler+0xca>
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d046      	beq.n	8002ad8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	f003 0310 	and.w	r3, r3, #16
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d105      	bne.n	8002a62 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d12b      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d127      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d006      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d119      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0220 	bic.w	r2, r2, #32
 8002aa2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	f043 0201 	orr.w	r2, r3, #1
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f9c1 	bl	8002e50 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f06f 0212 	mvn.w	r2, #18
 8002ad6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d057      	beq.n	8002b9e <HAL_ADC_IRQHandler+0x190>
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d054      	beq.n	8002b9e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d105      	bne.n	8002b0c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d139      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b20:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d006      	beq.n	8002b36 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d12b      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d124      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d11d      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d119      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b68:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d105      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f043 0201 	orr.w	r2, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 fc36 	bl	8003400 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 020c 	mvn.w	r2, #12
 8002b9c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bac:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d017      	beq.n	8002be4 <HAL_ADC_IRQHandler+0x1d6>
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d014      	beq.n	8002be4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d10d      	bne.n	8002be4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f94f 	bl	8002e78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f06f 0201 	mvn.w	r2, #1
 8002be2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bf2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d015      	beq.n	8002c26 <HAL_ADC_IRQHandler+0x218>
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d012      	beq.n	8002c26 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c04:	f043 0202 	orr.w	r2, r3, #2
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f06f 0220 	mvn.w	r2, #32
 8002c14:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f938 	bl	8002e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f06f 0220 	mvn.w	r2, #32
 8002c24:	601a      	str	r2, [r3, #0]
  }
}
 8002c26:	bf00      	nop
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_Start_DMA+0x1e>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e0e9      	b.n	8002e22 <HAL_ADC_Start_DMA+0x1f2>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d018      	beq.n	8002c96 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c74:	4b6d      	ldr	r3, [pc, #436]	; (8002e2c <HAL_ADC_Start_DMA+0x1fc>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a6d      	ldr	r2, [pc, #436]	; (8002e30 <HAL_ADC_Start_DMA+0x200>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	0c9a      	lsrs	r2, r3, #18
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002c88:	e002      	b.n	8002c90 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f9      	bne.n	8002c8a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ca4:	d107      	bne.n	8002cb6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	f040 80a1 	bne.w	8002e08 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002cce:	f023 0301 	bic.w	r3, r3, #1
 8002cd2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cf0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d04:	d106      	bne.n	8002d14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d0a:	f023 0206 	bic.w	r2, r3, #6
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	645a      	str	r2, [r3, #68]	; 0x44
 8002d12:	e002      	b.n	8002d1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d22:	4b44      	ldr	r3, [pc, #272]	; (8002e34 <HAL_ADC_Start_DMA+0x204>)
 8002d24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2a:	4a43      	ldr	r2, [pc, #268]	; (8002e38 <HAL_ADC_Start_DMA+0x208>)
 8002d2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d32:	4a42      	ldr	r2, [pc, #264]	; (8002e3c <HAL_ADC_Start_DMA+0x20c>)
 8002d34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d3a:	4a41      	ldr	r2, [pc, #260]	; (8002e40 <HAL_ADC_Start_DMA+0x210>)
 8002d3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	334c      	adds	r3, #76	; 0x4c
 8002d72:	4619      	mov	r1, r3
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f000 fd0c 	bl	8003794 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d12a      	bne.n	8002dde <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2d      	ldr	r2, [pc, #180]	; (8002e44 <HAL_ADC_Start_DMA+0x214>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d015      	beq.n	8002dbe <HAL_ADC_Start_DMA+0x18e>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a2c      	ldr	r2, [pc, #176]	; (8002e48 <HAL_ADC_Start_DMA+0x218>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d105      	bne.n	8002da8 <HAL_ADC_Start_DMA+0x178>
 8002d9c:	4b25      	ldr	r3, [pc, #148]	; (8002e34 <HAL_ADC_Start_DMA+0x204>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00a      	beq.n	8002dbe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a27      	ldr	r2, [pc, #156]	; (8002e4c <HAL_ADC_Start_DMA+0x21c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d136      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
 8002db2:	4b20      	ldr	r3, [pc, #128]	; (8002e34 <HAL_ADC_Start_DMA+0x204>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d130      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d129      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689a      	ldr	r2, [r3, #8]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002dda:	609a      	str	r2, [r3, #8]
 8002ddc:	e020      	b.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a18      	ldr	r2, [pc, #96]	; (8002e44 <HAL_ADC_Start_DMA+0x214>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d11b      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d114      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e04:	609a      	str	r2, [r3, #8]
 8002e06:	e00b      	b.n	8002e20 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f043 0210 	orr.w	r2, r3, #16
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e18:	f043 0201 	orr.w	r2, r3, #1
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000108 	.word	0x20000108
 8002e30:	431bde83 	.word	0x431bde83
 8002e34:	40012300 	.word	0x40012300
 8002e38:	080032fd 	.word	0x080032fd
 8002e3c:	080033b7 	.word	0x080033b7
 8002e40:	080033d3 	.word	0x080033d3
 8002e44:	40012000 	.word	0x40012000
 8002e48:	40012100 	.word	0x40012100
 8002e4c:	40012200 	.word	0x40012200

08002e50 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x1c>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e113      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x244>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d925      	bls.n	8002f18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68d9      	ldr	r1, [r3, #12]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4613      	mov	r3, r2
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b1e      	subs	r3, #30
 8002ee2:	2207      	movs	r2, #7
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43da      	mvns	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	400a      	ands	r2, r1
 8002ef0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68d9      	ldr	r1, [r3, #12]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4618      	mov	r0, r3
 8002f04:	4603      	mov	r3, r0
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4403      	add	r3, r0
 8002f0a:	3b1e      	subs	r3, #30
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	e022      	b.n	8002f5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6919      	ldr	r1, [r3, #16]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	400a      	ands	r2, r1
 8002f3a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6919      	ldr	r1, [r3, #16]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	4603      	mov	r3, r0
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	4403      	add	r3, r0
 8002f54:	409a      	lsls	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b06      	cmp	r3, #6
 8002f64:	d824      	bhi.n	8002fb0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	3b05      	subs	r3, #5
 8002f78:	221f      	movs	r2, #31
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	400a      	ands	r2, r1
 8002f86:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	4618      	mov	r0, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3b05      	subs	r3, #5
 8002fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	635a      	str	r2, [r3, #52]	; 0x34
 8002fae:	e04c      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b0c      	cmp	r3, #12
 8002fb6:	d824      	bhi.n	8003002 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b23      	subs	r3, #35	; 0x23
 8002fca:	221f      	movs	r2, #31
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3b23      	subs	r3, #35	; 0x23
 8002ff4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30
 8003000:	e023      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	3b41      	subs	r3, #65	; 0x41
 8003014:	221f      	movs	r2, #31
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	400a      	ands	r2, r1
 8003022:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	b29b      	uxth	r3, r3
 8003030:	4618      	mov	r0, r3
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	3b41      	subs	r3, #65	; 0x41
 800303e:	fa00 f203 	lsl.w	r2, r0, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800304a:	4b29      	ldr	r3, [pc, #164]	; (80030f0 <HAL_ADC_ConfigChannel+0x250>)
 800304c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <HAL_ADC_ConfigChannel+0x254>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d10f      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1d8>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b12      	cmp	r3, #18
 800305e:	d10b      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <HAL_ADC_ConfigChannel+0x254>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d12b      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a1c      	ldr	r2, [pc, #112]	; (80030f8 <HAL_ADC_ConfigChannel+0x258>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d003      	beq.n	8003094 <HAL_ADC_ConfigChannel+0x1f4>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b11      	cmp	r3, #17
 8003092:	d122      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a11      	ldr	r2, [pc, #68]	; (80030f8 <HAL_ADC_ConfigChannel+0x258>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d111      	bne.n	80030da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030b6:	4b11      	ldr	r3, [pc, #68]	; (80030fc <HAL_ADC_ConfigChannel+0x25c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a11      	ldr	r2, [pc, #68]	; (8003100 <HAL_ADC_ConfigChannel+0x260>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	0c9a      	lsrs	r2, r3, #18
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030cc:	e002      	b.n	80030d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f9      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40012300 	.word	0x40012300
 80030f4:	40012000 	.word	0x40012000
 80030f8:	10000012 	.word	0x10000012
 80030fc:	20000108 	.word	0x20000108
 8003100:	431bde83 	.word	0x431bde83

08003104 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800310c:	4b79      	ldr	r3, [pc, #484]	; (80032f4 <ADC_Init+0x1f0>)
 800310e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	431a      	orrs	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003138:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6859      	ldr	r1, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	021a      	lsls	r2, r3, #8
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800315c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6899      	ldr	r1, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003196:	4a58      	ldr	r2, [pc, #352]	; (80032f8 <ADC_Init+0x1f4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d022      	beq.n	80031e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6899      	ldr	r1, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6899      	ldr	r1, [r3, #8]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	609a      	str	r2, [r3, #8]
 80031e0:	e00f      	b.n	8003202 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003200:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0202 	bic.w	r2, r2, #2
 8003210:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6899      	ldr	r1, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	7e1b      	ldrb	r3, [r3, #24]
 800321c:	005a      	lsls	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3020 	ldrb.w	r3, [r3, #32]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d01b      	beq.n	8003268 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800323e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800324e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325a:	3b01      	subs	r3, #1
 800325c:	035a      	lsls	r2, r3, #13
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	e007      	b.n	8003278 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003276:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003286:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	3b01      	subs	r3, #1
 8003294:	051a      	lsls	r2, r3, #20
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6899      	ldr	r1, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032ba:	025a      	lsls	r2, r3, #9
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6899      	ldr	r1, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	029a      	lsls	r2, r3, #10
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
}
 80032e8:	bf00      	nop
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40012300 	.word	0x40012300
 80032f8:	0f000001 	.word	0x0f000001

080032fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003308:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003312:	2b00      	cmp	r3, #0
 8003314:	d13c      	bne.n	8003390 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d12b      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003334:	2b00      	cmp	r3, #0
 8003336:	d127      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003350:	2b00      	cmp	r3, #0
 8003352:	d119      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0220 	bic.w	r2, r2, #32
 8003362:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7ff fd61 	bl	8002e50 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800338e:	e00e      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f7ff fd75 	bl	8002e8c <HAL_ADC_ErrorCallback>
}
 80033a2:	e004      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
}
 80033ae:	bf00      	nop
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7ff fd4d 	bl	8002e64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033de:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2240      	movs	r2, #64	; 0x40
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	f043 0204 	orr.w	r2, r3, #4
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fd4a 	bl	8002e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033f8:	bf00      	nop
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003430:	4013      	ands	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800343c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003446:	4a04      	ldr	r2, [pc, #16]	; (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	60d3      	str	r3, [r2, #12]
}
 800344c:	bf00      	nop
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003460:	4b04      	ldr	r3, [pc, #16]	; (8003474 <__NVIC_GetPriorityGrouping+0x18>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	0a1b      	lsrs	r3, r3, #8
 8003466:	f003 0307 	and.w	r3, r3, #7
}
 800346a:	4618      	mov	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	2b00      	cmp	r3, #0
 8003488:	db0b      	blt.n	80034a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	f003 021f 	and.w	r2, r3, #31
 8003490:	4907      	ldr	r1, [pc, #28]	; (80034b0 <__NVIC_EnableIRQ+0x38>)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	095b      	lsrs	r3, r3, #5
 8003498:	2001      	movs	r0, #1
 800349a:	fa00 f202 	lsl.w	r2, r0, r2
 800349e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	; (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	; (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	; 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	; 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003580:	d301      	bcc.n	8003586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003586:	4a0a      	ldr	r2, [pc, #40]	; (80035b0 <SysTick_Config+0x40>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3b01      	subs	r3, #1
 800358c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358e:	210f      	movs	r1, #15
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f7ff ff8e 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003598:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <SysTick_Config+0x40>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359e:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <SysTick_Config+0x40>)
 80035a0:	2207      	movs	r2, #7
 80035a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	e000e010 	.word	0xe000e010

080035b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff29 	bl	8003414 <__NVIC_SetPriorityGrouping>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	4603      	mov	r3, r0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035dc:	f7ff ff3e 	bl	800345c <__NVIC_GetPriorityGrouping>
 80035e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	6978      	ldr	r0, [r7, #20]
 80035e8:	f7ff ff8e 	bl	8003508 <NVIC_EncodePriority>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5d 	bl	80034b4 <__NVIC_SetPriority>
}
 80035fa:	bf00      	nop
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	4603      	mov	r3, r0
 800360a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff31 	bl	8003478 <__NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff ffa2 	bl	8003570 <SysTick_Config>
 800362c:	4603      	mov	r3, r0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003644:	f7ff f970 	bl	8002928 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e099      	b.n	8003788 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0201 	bic.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003674:	e00f      	b.n	8003696 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003676:	f7ff f957 	bl	8002928 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b05      	cmp	r3, #5
 8003682:	d908      	bls.n	8003696 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2220      	movs	r2, #32
 8003688:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2203      	movs	r2, #3
 800368e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e078      	b.n	8003788 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e8      	bne.n	8003676 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4b38      	ldr	r3, [pc, #224]	; (8003790 <HAL_DMA_Init+0x158>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d107      	bne.n	8003700 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	4313      	orrs	r3, r2
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f023 0307 	bic.w	r3, r3, #7
 8003716:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	4313      	orrs	r3, r2
 8003720:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	2b04      	cmp	r3, #4
 8003728:	d117      	bne.n	800375a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00e      	beq.n	800375a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 fb01 	bl	8003d44 <DMA_CheckFifoParam>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2240      	movs	r2, #64	; 0x40
 800374c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003756:	2301      	movs	r3, #1
 8003758:	e016      	b.n	8003788 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fab8 	bl	8003cd8 <DMA_CalcBaseAndBitshift>
 8003768:	4603      	mov	r3, r0
 800376a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003770:	223f      	movs	r2, #63	; 0x3f
 8003772:	409a      	lsls	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	f010803f 	.word	0xf010803f

08003794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
 80037a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_DMA_Start_IT+0x26>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e040      	b.n	800383c <HAL_DMA_Start_IT+0xa8>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d12f      	bne.n	800382e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2202      	movs	r2, #2
 80037d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	68f8      	ldr	r0, [r7, #12]
 80037e4:	f000 fa4a 	bl	8003c7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ec:	223f      	movs	r2, #63	; 0x3f
 80037ee:	409a      	lsls	r2, r3
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0216 	orr.w	r2, r2, #22
 8003802:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0208 	orr.w	r2, r2, #8
 800381a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	e005      	b.n	800383a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003836:	2302      	movs	r3, #2
 8003838:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800383a:	7dfb      	ldrb	r3, [r7, #23]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003850:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003852:	f7ff f869 	bl	8002928 <HAL_GetTick>
 8003856:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d008      	beq.n	8003876 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2280      	movs	r2, #128	; 0x80
 8003868:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e052      	b.n	800391c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0216 	bic.w	r2, r2, #22
 8003884:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695a      	ldr	r2, [r3, #20]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003894:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d103      	bne.n	80038a6 <HAL_DMA_Abort+0x62>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0208 	bic.w	r2, r2, #8
 80038b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038c6:	e013      	b.n	80038f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038c8:	f7ff f82e 	bl	8002928 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b05      	cmp	r3, #5
 80038d4:	d90c      	bls.n	80038f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2220      	movs	r2, #32
 80038da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2203      	movs	r2, #3
 80038e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e015      	b.n	800391c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e4      	bne.n	80038c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003902:	223f      	movs	r2, #63	; 0x3f
 8003904:	409a      	lsls	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d004      	beq.n	8003942 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2280      	movs	r2, #128	; 0x80
 800393c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e00c      	b.n	800395c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2205      	movs	r2, #5
 8003946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0201 	bic.w	r2, r2, #1
 8003958:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003974:	4b8e      	ldr	r3, [pc, #568]	; (8003bb0 <HAL_DMA_IRQHandler+0x248>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a8e      	ldr	r2, [pc, #568]	; (8003bb4 <HAL_DMA_IRQHandler+0x24c>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	0a9b      	lsrs	r3, r3, #10
 8003980:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003986:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003992:	2208      	movs	r2, #8
 8003994:	409a      	lsls	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4013      	ands	r3, r2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d01a      	beq.n	80039d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d013      	beq.n	80039d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0204 	bic.w	r2, r2, #4
 80039ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c0:	2208      	movs	r2, #8
 80039c2:	409a      	lsls	r2, r3
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d8:	2201      	movs	r2, #1
 80039da:	409a      	lsls	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d012      	beq.n	8003a0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00b      	beq.n	8003a0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f6:	2201      	movs	r2, #1
 80039f8:	409a      	lsls	r2, r3
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	f043 0202 	orr.w	r2, r3, #2
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a0e:	2204      	movs	r2, #4
 8003a10:	409a      	lsls	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d012      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00b      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a38:	f043 0204 	orr.w	r2, r3, #4
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a44:	2210      	movs	r2, #16
 8003a46:	409a      	lsls	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d043      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03c      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a62:	2210      	movs	r2, #16
 8003a64:	409a      	lsls	r2, r3
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d018      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d108      	bne.n	8003a98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d024      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	4798      	blx	r3
 8003a96:	e01f      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d01b      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	4798      	blx	r3
 8003aa8:	e016      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 0208 	bic.w	r2, r2, #8
 8003ac6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003adc:	2220      	movs	r2, #32
 8003ade:	409a      	lsls	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 808f 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0310 	and.w	r3, r3, #16
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 8087 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003afe:	2220      	movs	r2, #32
 8003b00:	409a      	lsls	r2, r3
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b05      	cmp	r3, #5
 8003b10:	d136      	bne.n	8003b80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0216 	bic.w	r2, r2, #22
 8003b20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695a      	ldr	r2, [r3, #20]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d103      	bne.n	8003b42 <HAL_DMA_IRQHandler+0x1da>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0208 	bic.w	r2, r2, #8
 8003b50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b56:	223f      	movs	r2, #63	; 0x3f
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d07e      	beq.n	8003c74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	4798      	blx	r3
        }
        return;
 8003b7e:	e079      	b.n	8003c74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d01d      	beq.n	8003bca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10d      	bne.n	8003bb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d031      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	4798      	blx	r3
 8003bac:	e02c      	b.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
 8003bae:	bf00      	nop
 8003bb0:	20000108 	.word	0x20000108
 8003bb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d023      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	4798      	blx	r3
 8003bc8:	e01e      	b.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10f      	bne.n	8003bf8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0210 	bic.w	r2, r2, #16
 8003be6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d032      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d022      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2205      	movs	r2, #5
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0201 	bic.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	3301      	adds	r3, #1
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d307      	bcc.n	8003c50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f2      	bne.n	8003c34 <HAL_DMA_IRQHandler+0x2cc>
 8003c4e:	e000      	b.n	8003c52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	4798      	blx	r3
 8003c72:	e000      	b.n	8003c76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c74:	bf00      	nop
    }
  }
}
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b40      	cmp	r3, #64	; 0x40
 8003ca8:	d108      	bne.n	8003cbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cba:	e007      	b.n	8003ccc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	60da      	str	r2, [r3, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	3b10      	subs	r3, #16
 8003ce8:	4a14      	ldr	r2, [pc, #80]	; (8003d3c <DMA_CalcBaseAndBitshift+0x64>)
 8003cea:	fba2 2303 	umull	r2, r3, r2, r3
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cf2:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <DMA_CalcBaseAndBitshift+0x68>)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d909      	bls.n	8003d1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	; 0x58
 8003d18:	e007      	b.n	8003d2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	aaaaaaab 	.word	0xaaaaaaab
 8003d40:	0800b0f8 	.word	0x0800b0f8

08003d44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d11f      	bne.n	8003d9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d856      	bhi.n	8003e12 <DMA_CheckFifoParam+0xce>
 8003d64:	a201      	add	r2, pc, #4	; (adr r2, 8003d6c <DMA_CheckFifoParam+0x28>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003d7d 	.word	0x08003d7d
 8003d70:	08003d8f 	.word	0x08003d8f
 8003d74:	08003d7d 	.word	0x08003d7d
 8003d78:	08003e13 	.word	0x08003e13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d046      	beq.n	8003e16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d8c:	e043      	b.n	8003e16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d96:	d140      	bne.n	8003e1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9c:	e03d      	b.n	8003e1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003da6:	d121      	bne.n	8003dec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d837      	bhi.n	8003e1e <DMA_CheckFifoParam+0xda>
 8003dae:	a201      	add	r2, pc, #4	; (adr r2, 8003db4 <DMA_CheckFifoParam+0x70>)
 8003db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db4:	08003dc5 	.word	0x08003dc5
 8003db8:	08003dcb 	.word	0x08003dcb
 8003dbc:	08003dc5 	.word	0x08003dc5
 8003dc0:	08003ddd 	.word	0x08003ddd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc8:	e030      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d025      	beq.n	8003e22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dda:	e022      	b.n	8003e22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003de4:	d11f      	bne.n	8003e26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dea:	e01c      	b.n	8003e26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d903      	bls.n	8003dfa <DMA_CheckFifoParam+0xb6>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d003      	beq.n	8003e00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003df8:	e018      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8003dfe:	e015      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00e      	beq.n	8003e2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e10:	e00b      	b.n	8003e2a <DMA_CheckFifoParam+0xe6>
      break;
 8003e12:	bf00      	nop
 8003e14:	e00a      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e16:	bf00      	nop
 8003e18:	e008      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1a:	bf00      	nop
 8003e1c:	e006      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e004      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e22:	bf00      	nop
 8003e24:	e002      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e26:	bf00      	nop
 8003e28:	e000      	b.n	8003e2c <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop

08003e3c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e06c      	b.n	8003f28 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d106      	bne.n	8003e66 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2223      	movs	r2, #35	; 0x23
 8003e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7fe f981 	bl	8002168 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	60bb      	str	r3, [r7, #8]
 8003e6a:	4b31      	ldr	r3, [pc, #196]	; (8003f30 <HAL_ETH_Init+0xf4>)
 8003e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e6e:	4a30      	ldr	r2, [pc, #192]	; (8003f30 <HAL_ETH_Init+0xf4>)
 8003e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e74:	6453      	str	r3, [r2, #68]	; 0x44
 8003e76:	4b2e      	ldr	r3, [pc, #184]	; (8003f30 <HAL_ETH_Init+0xf4>)
 8003e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003e82:	4b2c      	ldr	r3, [pc, #176]	; (8003f34 <HAL_ETH_Init+0xf8>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4a2b      	ldr	r2, [pc, #172]	; (8003f34 <HAL_ETH_Init+0xf8>)
 8003e88:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e8c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003e8e:	4b29      	ldr	r3, [pc, #164]	; (8003f34 <HAL_ETH_Init+0xf8>)
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	4927      	ldr	r1, [pc, #156]	; (8003f34 <HAL_ETH_Init+0xf8>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003e9c:	4b25      	ldr	r3, [pc, #148]	; (8003f34 <HAL_ETH_Init+0xf8>)
 8003e9e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003eb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eb8:	f7fe fd36 	bl	8002928 <HAL_GetTick>
 8003ebc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003ebe:	e011      	b.n	8003ee4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003ec0:	f7fe fd32 	bl	8002928 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003ece:	d909      	bls.n	8003ee4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	22e0      	movs	r2, #224	; 0xe0
 8003edc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e021      	b.n	8003f28 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1e4      	bne.n	8003ec0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f958 	bl	80041ac <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f9ff 	bl	8004300 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 fa55 	bl	80043b2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	2100      	movs	r1, #0
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f9bd 	bl	8004290 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2210      	movs	r2, #16
 8003f22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40023800 	.word	0x40023800
 8003f34:	40013800 	.word	0x40013800

08003f38 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	4b51      	ldr	r3, [pc, #324]	; (8004094 <ETH_SetMACConfig+0x15c>)
 8003f4e:	4013      	ands	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	7c1b      	ldrb	r3, [r3, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d102      	bne.n	8003f60 <ETH_SetMACConfig+0x28>
 8003f5a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003f5e:	e000      	b.n	8003f62 <ETH_SetMACConfig+0x2a>
 8003f60:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	7c5b      	ldrb	r3, [r3, #17]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d102      	bne.n	8003f70 <ETH_SetMACConfig+0x38>
 8003f6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f6e:	e000      	b.n	8003f72 <ETH_SetMACConfig+0x3a>
 8003f70:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003f72:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003f78:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	7fdb      	ldrb	r3, [r3, #31]
 8003f7e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003f80:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003f86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	7f92      	ldrb	r2, [r2, #30]
 8003f8c:	2a00      	cmp	r2, #0
 8003f8e:	d102      	bne.n	8003f96 <ETH_SetMACConfig+0x5e>
 8003f90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f94:	e000      	b.n	8003f98 <ETH_SetMACConfig+0x60>
 8003f96:	2200      	movs	r2, #0
                        macconf->Speed |
 8003f98:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	7f1b      	ldrb	r3, [r3, #28]
 8003f9e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003fa0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003fa6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	791b      	ldrb	r3, [r3, #4]
 8003fac:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003fae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003fb6:	2a00      	cmp	r2, #0
 8003fb8:	d102      	bne.n	8003fc0 <ETH_SetMACConfig+0x88>
 8003fba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fbe:	e000      	b.n	8003fc2 <ETH_SetMACConfig+0x8a>
 8003fc0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003fc2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	7bdb      	ldrb	r3, [r3, #15]
 8003fc8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003fca:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003fd0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fd8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	f7fe fca4 	bl	8002940 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800400e:	4013      	ands	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004016:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800401e:	2a00      	cmp	r2, #0
 8004020:	d101      	bne.n	8004026 <ETH_SetMACConfig+0xee>
 8004022:	2280      	movs	r2, #128	; 0x80
 8004024:	e000      	b.n	8004028 <ETH_SetMACConfig+0xf0>
 8004026:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004028:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800402e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8004036:	2a01      	cmp	r2, #1
 8004038:	d101      	bne.n	800403e <ETH_SetMACConfig+0x106>
 800403a:	2208      	movs	r2, #8
 800403c:	e000      	b.n	8004040 <ETH_SetMACConfig+0x108>
 800403e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004040:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8004048:	2a01      	cmp	r2, #1
 800404a:	d101      	bne.n	8004050 <ETH_SetMACConfig+0x118>
 800404c:	2204      	movs	r2, #4
 800404e:	e000      	b.n	8004052 <ETH_SetMACConfig+0x11a>
 8004050:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004052:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800405a:	2a01      	cmp	r2, #1
 800405c:	d101      	bne.n	8004062 <ETH_SetMACConfig+0x12a>
 800405e:	2202      	movs	r2, #2
 8004060:	e000      	b.n	8004064 <ETH_SetMACConfig+0x12c>
 8004062:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004064:	4313      	orrs	r3, r2
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	4313      	orrs	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800407c:	2001      	movs	r0, #1
 800407e:	f7fe fc5f 	bl	8002940 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	619a      	str	r2, [r3, #24]
}
 800408a:	bf00      	nop
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	ff20810f 	.word	0xff20810f

08004098 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4b3d      	ldr	r3, [pc, #244]	; (80041a8 <ETH_SetDMAConfig+0x110>)
 80040b2:	4013      	ands	r3, r2
 80040b4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	7b1b      	ldrb	r3, [r3, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d102      	bne.n	80040c4 <ETH_SetDMAConfig+0x2c>
 80040be:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80040c2:	e000      	b.n	80040c6 <ETH_SetDMAConfig+0x2e>
 80040c4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	7b5b      	ldrb	r3, [r3, #13]
 80040ca:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80040cc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	7f52      	ldrb	r2, [r2, #29]
 80040d2:	2a00      	cmp	r2, #0
 80040d4:	d102      	bne.n	80040dc <ETH_SetDMAConfig+0x44>
 80040d6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80040da:	e000      	b.n	80040de <ETH_SetDMAConfig+0x46>
 80040dc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80040de:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	7b9b      	ldrb	r3, [r3, #14]
 80040e4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80040e6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80040ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	7f1b      	ldrb	r3, [r3, #28]
 80040f2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80040f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	7f9b      	ldrb	r3, [r3, #30]
 80040fa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80040fc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004102:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800410a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800410c:	4313      	orrs	r3, r2
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800411c:	461a      	mov	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800412e:	2001      	movs	r0, #1
 8004130:	f7fe fc06 	bl	8002940 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800413c:	461a      	mov	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	791b      	ldrb	r3, [r3, #4]
 8004146:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800414c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004152:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004158:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004160:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004162:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004168:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800416a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004170:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6812      	ldr	r2, [r2, #0]
 8004176:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800417a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800417e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800418c:	2001      	movs	r0, #1
 800418e:	f7fe fbd7 	bl	8002940 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800419a:	461a      	mov	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6013      	str	r3, [r2, #0]
}
 80041a0:	bf00      	nop
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	f8de3f23 	.word	0xf8de3f23

080041ac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b0a6      	sub	sp, #152	; 0x98
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80041b4:	2301      	movs	r3, #1
 80041b6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80041c0:	2300      	movs	r3, #0
 80041c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80041c4:	2300      	movs	r3, #0
 80041c6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80041ca:	2301      	movs	r3, #1
 80041cc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80041d0:	2300      	movs	r3, #0
 80041d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80041d6:	2301      	movs	r3, #1
 80041d8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80041dc:	2300      	movs	r3, #0
 80041de:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80041e2:	2300      	movs	r3, #0
 80041e4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80041e8:	2300      	movs	r3, #0
 80041ea:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80041ec:	2300      	movs	r3, #0
 80041ee:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80041fc:	2300      	movs	r3, #0
 80041fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004202:	2300      	movs	r3, #0
 8004204:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004208:	2300      	movs	r3, #0
 800420a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800420e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004212:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004214:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004218:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800421a:	2300      	movs	r3, #0
 800421c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004220:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004224:	4619      	mov	r1, r3
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff fe86 	bl	8003f38 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800422c:	2301      	movs	r3, #1
 800422e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004230:	2301      	movs	r3, #1
 8004232:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004234:	2301      	movs	r3, #1
 8004236:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800423a:	2301      	movs	r3, #1
 800423c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004242:	2300      	movs	r3, #0
 8004244:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004248:	2300      	movs	r3, #0
 800424a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800424e:	2300      	movs	r3, #0
 8004250:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004258:	2301      	movs	r3, #1
 800425a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800425c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004260:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004262:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004266:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004268:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800426c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004274:	2300      	movs	r3, #0
 8004276:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004278:	2300      	movs	r3, #0
 800427a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800427c:	f107 0308 	add.w	r3, r7, #8
 8004280:	4619      	mov	r1, r3
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff ff08 	bl	8004098 <ETH_SetDMAConfig>
}
 8004288:	bf00      	nop
 800428a:	3798      	adds	r7, #152	; 0x98
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004290:	b480      	push	{r7}
 8004292:	b087      	sub	sp, #28
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3305      	adds	r3, #5
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	021b      	lsls	r3, r3, #8
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	3204      	adds	r2, #4
 80042a8:	7812      	ldrb	r2, [r2, #0]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	4b11      	ldr	r3, [pc, #68]	; (80042f8 <ETH_MACAddressConfig+0x68>)
 80042b2:	4413      	add	r3, r2
 80042b4:	461a      	mov	r2, r3
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	3303      	adds	r3, #3
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	061a      	lsls	r2, r3, #24
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3302      	adds	r3, #2
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	041b      	lsls	r3, r3, #16
 80042ca:	431a      	orrs	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3301      	adds	r3, #1
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	021b      	lsls	r3, r3, #8
 80042d4:	4313      	orrs	r3, r2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	7812      	ldrb	r2, [r2, #0]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	4b06      	ldr	r3, [pc, #24]	; (80042fc <ETH_MACAddressConfig+0x6c>)
 80042e2:	4413      	add	r3, r2
 80042e4:	461a      	mov	r2, r3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	6013      	str	r3, [r2, #0]
}
 80042ea:	bf00      	nop
 80042ec:	371c      	adds	r7, #28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40028040 	.word	0x40028040
 80042fc:	40028044 	.word	0x40028044

08004300 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004308:	2300      	movs	r3, #0
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	e03e      	b.n	800438c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68d9      	ldr	r1, [r3, #12]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	440b      	add	r3, r1
 800431e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2200      	movs	r2, #0
 8004324:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2200      	movs	r2, #0
 800432a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2200      	movs	r2, #0
 8004336:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	3206      	adds	r2, #6
 8004340:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2b02      	cmp	r3, #2
 8004354:	d80c      	bhi.n	8004370 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68d9      	ldr	r1, [r3, #12]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	1c5a      	adds	r2, r3, #1
 800435e:	4613      	mov	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	440b      	add	r3, r1
 8004368:	461a      	mov	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	60da      	str	r2, [r3, #12]
 800436e:	e004      	b.n	800437a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	461a      	mov	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3301      	adds	r3, #1
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2b03      	cmp	r3, #3
 8004390:	d9bd      	bls.n	800430e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043a4:	611a      	str	r2, [r3, #16]
}
 80043a6:	bf00      	nop
 80043a8:	3714      	adds	r7, #20
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b085      	sub	sp, #20
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80043ba:	2300      	movs	r3, #0
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e046      	b.n	800444e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6919      	ldr	r1, [r3, #16]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4613      	mov	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	440b      	add	r3, r1
 80043d0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2200      	movs	r2, #0
 80043dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2200      	movs	r2, #0
 80043e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2200      	movs	r2, #0
 80043e8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2200      	movs	r2, #0
 80043ee:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2200      	movs	r2, #0
 80043f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80043fc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004404:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004412:	68b9      	ldr	r1, [r7, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	3212      	adds	r2, #18
 800441a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b02      	cmp	r3, #2
 8004422:	d80c      	bhi.n	800443e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6919      	ldr	r1, [r3, #16]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	440b      	add	r3, r1
 8004436:	461a      	mov	r2, r3
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	60da      	str	r2, [r3, #12]
 800443c:	e004      	b.n	8004448 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	461a      	mov	r2, r3
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	3301      	adds	r3, #1
 800444c:	60fb      	str	r3, [r7, #12]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b03      	cmp	r3, #3
 8004452:	d9b5      	bls.n	80043c0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800447e:	60da      	str	r2, [r3, #12]
}
 8004480:	bf00      	nop
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800449e:	4b23      	ldr	r3, [pc, #140]	; (800452c <HAL_FLASH_Program+0xa0>)
 80044a0:	7e1b      	ldrb	r3, [r3, #24]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d101      	bne.n	80044aa <HAL_FLASH_Program+0x1e>
 80044a6:	2302      	movs	r3, #2
 80044a8:	e03b      	b.n	8004522 <HAL_FLASH_Program+0x96>
 80044aa:	4b20      	ldr	r3, [pc, #128]	; (800452c <HAL_FLASH_Program+0xa0>)
 80044ac:	2201      	movs	r2, #1
 80044ae:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80044b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80044b4:	f000 f870 	bl	8004598 <FLASH_WaitForLastOperation>
 80044b8:	4603      	mov	r3, r0
 80044ba:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80044bc:	7dfb      	ldrb	r3, [r7, #23]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d12b      	bne.n	800451a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80044c8:	783b      	ldrb	r3, [r7, #0]
 80044ca:	4619      	mov	r1, r3
 80044cc:	68b8      	ldr	r0, [r7, #8]
 80044ce:	f000 f91b 	bl	8004708 <FLASH_Program_Byte>
 80044d2:	e016      	b.n	8004502 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d105      	bne.n	80044e6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80044da:	883b      	ldrh	r3, [r7, #0]
 80044dc:	4619      	mov	r1, r3
 80044de:	68b8      	ldr	r0, [r7, #8]
 80044e0:	f000 f8ee 	bl	80046c0 <FLASH_Program_HalfWord>
 80044e4:	e00d      	b.n	8004502 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d105      	bne.n	80044f8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	4619      	mov	r1, r3
 80044f0:	68b8      	ldr	r0, [r7, #8]
 80044f2:	f000 f8c3 	bl	800467c <FLASH_Program_Word>
 80044f6:	e004      	b.n	8004502 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80044f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044fc:	68b8      	ldr	r0, [r7, #8]
 80044fe:	f000 f88b 	bl	8004618 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004502:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004506:	f000 f847 	bl	8004598 <FLASH_WaitForLastOperation>
 800450a:	4603      	mov	r3, r0
 800450c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800450e:	4b08      	ldr	r3, [pc, #32]	; (8004530 <HAL_FLASH_Program+0xa4>)
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	4a07      	ldr	r2, [pc, #28]	; (8004530 <HAL_FLASH_Program+0xa4>)
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800451a:	4b04      	ldr	r3, [pc, #16]	; (800452c <HAL_FLASH_Program+0xa0>)
 800451c:	2200      	movs	r2, #0
 800451e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004520:	7dfb      	ldrb	r3, [r7, #23]
}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	20000b7c 	.word	0x20000b7c
 8004530:	40023c00 	.word	0x40023c00

08004534 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800453e:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_FLASH_Unlock+0x38>)
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	2b00      	cmp	r3, #0
 8004544:	da0b      	bge.n	800455e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004546:	4b09      	ldr	r3, [pc, #36]	; (800456c <HAL_FLASH_Unlock+0x38>)
 8004548:	4a09      	ldr	r2, [pc, #36]	; (8004570 <HAL_FLASH_Unlock+0x3c>)
 800454a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800454c:	4b07      	ldr	r3, [pc, #28]	; (800456c <HAL_FLASH_Unlock+0x38>)
 800454e:	4a09      	ldr	r2, [pc, #36]	; (8004574 <HAL_FLASH_Unlock+0x40>)
 8004550:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004552:	4b06      	ldr	r3, [pc, #24]	; (800456c <HAL_FLASH_Unlock+0x38>)
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	2b00      	cmp	r3, #0
 8004558:	da01      	bge.n	800455e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800455e:	79fb      	ldrb	r3, [r7, #7]
}
 8004560:	4618      	mov	r0, r3
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40023c00 	.word	0x40023c00
 8004570:	45670123 	.word	0x45670123
 8004574:	cdef89ab 	.word	0xcdef89ab

08004578 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800457c:	4b05      	ldr	r3, [pc, #20]	; (8004594 <HAL_FLASH_Lock+0x1c>)
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	4a04      	ldr	r2, [pc, #16]	; (8004594 <HAL_FLASH_Lock+0x1c>)
 8004582:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004586:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	40023c00 	.word	0x40023c00

08004598 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80045a4:	4b1a      	ldr	r3, [pc, #104]	; (8004610 <FLASH_WaitForLastOperation+0x78>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80045aa:	f7fe f9bd 	bl	8002928 <HAL_GetTick>
 80045ae:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80045b0:	e010      	b.n	80045d4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b8:	d00c      	beq.n	80045d4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d007      	beq.n	80045d0 <FLASH_WaitForLastOperation+0x38>
 80045c0:	f7fe f9b2 	bl	8002928 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d201      	bcs.n	80045d4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e019      	b.n	8004608 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80045d4:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <FLASH_WaitForLastOperation+0x7c>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1e8      	bne.n	80045b2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80045e0:	4b0c      	ldr	r3, [pc, #48]	; (8004614 <FLASH_WaitForLastOperation+0x7c>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d002      	beq.n	80045f2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80045ec:	4b09      	ldr	r3, [pc, #36]	; (8004614 <FLASH_WaitForLastOperation+0x7c>)
 80045ee:	2201      	movs	r2, #1
 80045f0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80045f2:	4b08      	ldr	r3, [pc, #32]	; (8004614 <FLASH_WaitForLastOperation+0x7c>)
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80045fe:	f000 f8a5 	bl	800474c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e000      	b.n	8004608 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004606:	2300      	movs	r3, #0
  
}  
 8004608:	4618      	mov	r0, r3
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	20000b7c 	.word	0x20000b7c
 8004614:	40023c00 	.word	0x40023c00

08004618 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004624:	4b14      	ldr	r3, [pc, #80]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	4a13      	ldr	r2, [pc, #76]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 800462a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800462e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004630:	4b11      	ldr	r3, [pc, #68]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	4a10      	ldr	r2, [pc, #64]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 8004636:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800463a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800463c:	4b0e      	ldr	r3, [pc, #56]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	4a0d      	ldr	r2, [pc, #52]	; (8004678 <FLASH_Program_DoubleWord+0x60>)
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800464e:	f3bf 8f6f 	isb	sy
}
 8004652:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004654:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	f04f 0300 	mov.w	r3, #0
 8004660:	000a      	movs	r2, r1
 8004662:	2300      	movs	r3, #0
 8004664:	68f9      	ldr	r1, [r7, #12]
 8004666:	3104      	adds	r1, #4
 8004668:	4613      	mov	r3, r2
 800466a:	600b      	str	r3, [r1, #0]
}
 800466c:	bf00      	nop
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	40023c00 	.word	0x40023c00

0800467c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004686:	4b0d      	ldr	r3, [pc, #52]	; (80046bc <FLASH_Program_Word+0x40>)
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	4a0c      	ldr	r2, [pc, #48]	; (80046bc <FLASH_Program_Word+0x40>)
 800468c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004690:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004692:	4b0a      	ldr	r3, [pc, #40]	; (80046bc <FLASH_Program_Word+0x40>)
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	4a09      	ldr	r2, [pc, #36]	; (80046bc <FLASH_Program_Word+0x40>)
 8004698:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800469c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <FLASH_Program_Word+0x40>)
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	4a06      	ldr	r2, [pc, #24]	; (80046bc <FLASH_Program_Word+0x40>)
 80046a4:	f043 0301 	orr.w	r3, r3, #1
 80046a8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	601a      	str	r2, [r3, #0]
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	40023c00 	.word	0x40023c00

080046c0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80046cc:	4b0d      	ldr	r3, [pc, #52]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	4a0c      	ldr	r2, [pc, #48]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80046d8:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	4a09      	ldr	r2, [pc, #36]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80046e4:	4b07      	ldr	r3, [pc, #28]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	4a06      	ldr	r2, [pc, #24]	; (8004704 <FLASH_Program_HalfWord+0x44>)
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	887a      	ldrh	r2, [r7, #2]
 80046f4:	801a      	strh	r2, [r3, #0]
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40023c00 	.word	0x40023c00

08004708 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004714:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <FLASH_Program_Byte+0x40>)
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	4a0b      	ldr	r2, [pc, #44]	; (8004748 <FLASH_Program_Byte+0x40>)
 800471a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800471e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004720:	4b09      	ldr	r3, [pc, #36]	; (8004748 <FLASH_Program_Byte+0x40>)
 8004722:	4a09      	ldr	r2, [pc, #36]	; (8004748 <FLASH_Program_Byte+0x40>)
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004728:	4b07      	ldr	r3, [pc, #28]	; (8004748 <FLASH_Program_Byte+0x40>)
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	4a06      	ldr	r2, [pc, #24]	; (8004748 <FLASH_Program_Byte+0x40>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	701a      	strb	r2, [r3, #0]
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40023c00 	.word	0x40023c00

0800474c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004750:	4b2f      	ldr	r3, [pc, #188]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800475c:	4b2d      	ldr	r3, [pc, #180]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f043 0310 	orr.w	r3, r3, #16
 8004764:	4a2b      	ldr	r2, [pc, #172]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 8004766:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004768:	4b29      	ldr	r3, [pc, #164]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 800476a:	2210      	movs	r2, #16
 800476c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800476e:	4b28      	ldr	r3, [pc, #160]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f003 0320 	and.w	r3, r3, #32
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800477a:	4b26      	ldr	r3, [pc, #152]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f043 0308 	orr.w	r3, r3, #8
 8004782:	4a24      	ldr	r2, [pc, #144]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 8004784:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004786:	4b22      	ldr	r3, [pc, #136]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 8004788:	2220      	movs	r2, #32
 800478a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800478c:	4b20      	ldr	r3, [pc, #128]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004794:	2b00      	cmp	r3, #0
 8004796:	d008      	beq.n	80047aa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004798:	4b1e      	ldr	r3, [pc, #120]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 800479a:	69db      	ldr	r3, [r3, #28]
 800479c:	f043 0304 	orr.w	r3, r3, #4
 80047a0:	4a1c      	ldr	r2, [pc, #112]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047a2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80047a4:	4b1a      	ldr	r3, [pc, #104]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047a6:	2240      	movs	r2, #64	; 0x40
 80047a8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80047aa:	4b19      	ldr	r3, [pc, #100]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d008      	beq.n	80047c8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80047b6:	4b17      	ldr	r3, [pc, #92]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	f043 0302 	orr.w	r3, r3, #2
 80047be:	4a15      	ldr	r2, [pc, #84]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047c0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80047c2:	4b13      	ldr	r3, [pc, #76]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047c4:	2280      	movs	r2, #128	; 0x80
 80047c6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80047c8:	4b11      	ldr	r3, [pc, #68]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d009      	beq.n	80047e8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80047d4:	4b0f      	ldr	r3, [pc, #60]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	4a0d      	ldr	r2, [pc, #52]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047de:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047e6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80047e8:	4b09      	ldr	r3, [pc, #36]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d008      	beq.n	8004806 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80047f4:	4b07      	ldr	r3, [pc, #28]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047f6:	69db      	ldr	r3, [r3, #28]
 80047f8:	f043 0320 	orr.w	r3, r3, #32
 80047fc:	4a05      	ldr	r2, [pc, #20]	; (8004814 <FLASH_SetErrorCode+0xc8>)
 80047fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004800:	4b03      	ldr	r3, [pc, #12]	; (8004810 <FLASH_SetErrorCode+0xc4>)
 8004802:	2202      	movs	r2, #2
 8004804:	60da      	str	r2, [r3, #12]
  }
}
 8004806:	bf00      	nop
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	40023c00 	.word	0x40023c00
 8004814:	20000b7c 	.word	0x20000b7c

08004818 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800482a:	4b32      	ldr	r3, [pc, #200]	; (80048f4 <HAL_FLASHEx_Erase+0xdc>)
 800482c:	7e1b      	ldrb	r3, [r3, #24]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d101      	bne.n	8004836 <HAL_FLASHEx_Erase+0x1e>
 8004832:	2302      	movs	r3, #2
 8004834:	e05a      	b.n	80048ec <HAL_FLASHEx_Erase+0xd4>
 8004836:	4b2f      	ldr	r3, [pc, #188]	; (80048f4 <HAL_FLASHEx_Erase+0xdc>)
 8004838:	2201      	movs	r2, #1
 800483a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800483c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004840:	f7ff feaa 	bl	8004598 <FLASH_WaitForLastOperation>
 8004844:	4603      	mov	r3, r0
 8004846:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004848:	7bfb      	ldrb	r3, [r7, #15]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d14a      	bne.n	80048e4 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	f04f 32ff 	mov.w	r2, #4294967295
 8004854:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d117      	bne.n	800488e <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	b2da      	uxtb	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	4619      	mov	r1, r3
 800486a:	4610      	mov	r0, r2
 800486c:	f000 f846 	bl	80048fc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004870:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004874:	f7ff fe90 	bl	8004598 <FLASH_WaitForLastOperation>
 8004878:	4603      	mov	r3, r0
 800487a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800487c:	4b1e      	ldr	r3, [pc, #120]	; (80048f8 <HAL_FLASHEx_Erase+0xe0>)
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	4a1d      	ldr	r2, [pc, #116]	; (80048f8 <HAL_FLASHEx_Erase+0xe0>)
 8004882:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004886:	f023 0304 	bic.w	r3, r3, #4
 800488a:	6113      	str	r3, [r2, #16]
 800488c:	e028      	b.n	80048e0 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	60bb      	str	r3, [r7, #8]
 8004894:	e01c      	b.n	80048d0 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	b2db      	uxtb	r3, r3
 800489c:	4619      	mov	r1, r3
 800489e:	68b8      	ldr	r0, [r7, #8]
 80048a0:	f000 f866 	bl	8004970 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048a8:	f7ff fe76 	bl	8004598 <FLASH_WaitForLastOperation>
 80048ac:	4603      	mov	r3, r0
 80048ae:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80048b0:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <HAL_FLASHEx_Erase+0xe0>)
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	4a10      	ldr	r2, [pc, #64]	; (80048f8 <HAL_FLASHEx_Erase+0xe0>)
 80048b6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80048ba:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80048bc:	7bfb      	ldrb	r3, [r7, #15]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	601a      	str	r2, [r3, #0]
          break;
 80048c8:	e00a      	b.n	80048e0 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	3301      	adds	r3, #1
 80048ce:	60bb      	str	r3, [r7, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	4413      	add	r3, r2
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d3da      	bcc.n	8004896 <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80048e0:	f000 f894 	bl	8004a0c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80048e4:	4b03      	ldr	r3, [pc, #12]	; (80048f4 <HAL_FLASHEx_Erase+0xdc>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	761a      	strb	r2, [r3, #24]

  return status;
 80048ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	20000b7c 	.word	0x20000b7c
 80048f8:	40023c00 	.word	0x40023c00

080048fc <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	6039      	str	r1, [r7, #0]
 8004906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004908:	4b18      	ldr	r3, [pc, #96]	; (800496c <FLASH_MassErase+0x70>)
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	4a17      	ldr	r2, [pc, #92]	; (800496c <FLASH_MassErase+0x70>)
 800490e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004912:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b03      	cmp	r3, #3
 8004918:	d108      	bne.n	800492c <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800491a:	4b14      	ldr	r3, [pc, #80]	; (800496c <FLASH_MassErase+0x70>)
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	4a13      	ldr	r2, [pc, #76]	; (800496c <FLASH_MassErase+0x70>)
 8004920:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004924:	f043 0304 	orr.w	r3, r3, #4
 8004928:	6113      	str	r3, [r2, #16]
 800492a:	e00f      	b.n	800494c <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d106      	bne.n	8004940 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004932:	4b0e      	ldr	r3, [pc, #56]	; (800496c <FLASH_MassErase+0x70>)
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	4a0d      	ldr	r2, [pc, #52]	; (800496c <FLASH_MassErase+0x70>)
 8004938:	f043 0304 	orr.w	r3, r3, #4
 800493c:	6113      	str	r3, [r2, #16]
 800493e:	e005      	b.n	800494c <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004940:	4b0a      	ldr	r3, [pc, #40]	; (800496c <FLASH_MassErase+0x70>)
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	4a09      	ldr	r2, [pc, #36]	; (800496c <FLASH_MassErase+0x70>)
 8004946:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800494a:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800494c:	4b07      	ldr	r3, [pc, #28]	; (800496c <FLASH_MassErase+0x70>)
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	021b      	lsls	r3, r3, #8
 8004954:	4313      	orrs	r3, r2
 8004956:	4a05      	ldr	r2, [pc, #20]	; (800496c <FLASH_MassErase+0x70>)
 8004958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800495c:	6113      	str	r3, [r2, #16]
}
 800495e:	bf00      	nop
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40023c00 	.word	0x40023c00

08004970 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d102      	bne.n	800498c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004986:	2300      	movs	r3, #0
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	e010      	b.n	80049ae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800498c:	78fb      	ldrb	r3, [r7, #3]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d103      	bne.n	800499a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	e009      	b.n	80049ae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800499a:	78fb      	ldrb	r3, [r7, #3]
 800499c:	2b02      	cmp	r3, #2
 800499e:	d103      	bne.n	80049a8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80049a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	e002      	b.n	80049ae <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80049a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80049ac:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b0b      	cmp	r3, #11
 80049b2:	d902      	bls.n	80049ba <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	3304      	adds	r3, #4
 80049b8:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80049ba:	4b13      	ldr	r3, [pc, #76]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	4a12      	ldr	r2, [pc, #72]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80049c6:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049c8:	691a      	ldr	r2, [r3, #16]
 80049ca:	490f      	ldr	r1, [pc, #60]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80049d2:	4b0d      	ldr	r3, [pc, #52]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	4a0c      	ldr	r2, [pc, #48]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049d8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80049dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80049de:	4b0a      	ldr	r3, [pc, #40]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	4313      	orrs	r3, r2
 80049e8:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049ea:	f043 0302 	orr.w	r3, r3, #2
 80049ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80049f0:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	4a04      	ldr	r2, [pc, #16]	; (8004a08 <FLASH_Erase_Sector+0x98>)
 80049f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fa:	6113      	str	r3, [r2, #16]
}
 80049fc:	bf00      	nop
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	40023c00 	.word	0x40023c00

08004a0c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004a10:	4b20      	ldr	r3, [pc, #128]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d017      	beq.n	8004a4c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004a1c:	4b1d      	ldr	r3, [pc, #116]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a1c      	ldr	r2, [pc, #112]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a22:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a26:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004a28:	4b1a      	ldr	r3, [pc, #104]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a19      	ldr	r2, [pc, #100]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	4b17      	ldr	r3, [pc, #92]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a16      	ldr	r2, [pc, #88]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a3e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a40:	4b14      	ldr	r3, [pc, #80]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a13      	ldr	r2, [pc, #76]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a4a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004a4c:	4b11      	ldr	r3, [pc, #68]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d017      	beq.n	8004a88 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004a58:	4b0e      	ldr	r3, [pc, #56]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a0d      	ldr	r2, [pc, #52]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a62:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004a64:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a0a      	ldr	r2, [pc, #40]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a07      	ldr	r2, [pc, #28]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a7a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a04      	ldr	r2, [pc, #16]	; (8004a94 <FLASH_FlushCaches+0x88>)
 8004a82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a86:	6013      	str	r3, [r2, #0]
  }
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	40023c00 	.word	0x40023c00

08004a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b089      	sub	sp, #36	; 0x24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aae:	2300      	movs	r3, #0
 8004ab0:	61fb      	str	r3, [r7, #28]
 8004ab2:	e177      	b.n	8004da4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	f040 8166 	bne.w	8004d9e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d005      	beq.n	8004aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d130      	bne.n	8004b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	2203      	movs	r2, #3
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	43db      	mvns	r3, r3
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	4013      	ands	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b20:	2201      	movs	r2, #1
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 0201 	and.w	r2, r3, #1
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d017      	beq.n	8004b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	2203      	movs	r2, #3
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	43db      	mvns	r3, r3
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689a      	ldr	r2, [r3, #8]
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	69ba      	ldr	r2, [r7, #24]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f003 0303 	and.w	r3, r3, #3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d123      	bne.n	8004bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	08da      	lsrs	r2, r3, #3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3208      	adds	r2, #8
 8004b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	220f      	movs	r2, #15
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	691a      	ldr	r2, [r3, #16]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	08da      	lsrs	r2, r3, #3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	3208      	adds	r2, #8
 8004bd6:	69b9      	ldr	r1, [r7, #24]
 8004bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	2203      	movs	r2, #3
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	43db      	mvns	r3, r3
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 0203 	and.w	r2, r3, #3
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 80c0 	beq.w	8004d9e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	4b66      	ldr	r3, [pc, #408]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c26:	4a65      	ldr	r2, [pc, #404]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c2e:	4b63      	ldr	r3, [pc, #396]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c3a:	4a61      	ldr	r2, [pc, #388]	; (8004dc0 <HAL_GPIO_Init+0x328>)
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	089b      	lsrs	r3, r3, #2
 8004c40:	3302      	adds	r3, #2
 8004c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	220f      	movs	r2, #15
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	43db      	mvns	r3, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a58      	ldr	r2, [pc, #352]	; (8004dc4 <HAL_GPIO_Init+0x32c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d037      	beq.n	8004cd6 <HAL_GPIO_Init+0x23e>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a57      	ldr	r2, [pc, #348]	; (8004dc8 <HAL_GPIO_Init+0x330>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d031      	beq.n	8004cd2 <HAL_GPIO_Init+0x23a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a56      	ldr	r2, [pc, #344]	; (8004dcc <HAL_GPIO_Init+0x334>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d02b      	beq.n	8004cce <HAL_GPIO_Init+0x236>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a55      	ldr	r2, [pc, #340]	; (8004dd0 <HAL_GPIO_Init+0x338>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d025      	beq.n	8004cca <HAL_GPIO_Init+0x232>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a54      	ldr	r2, [pc, #336]	; (8004dd4 <HAL_GPIO_Init+0x33c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d01f      	beq.n	8004cc6 <HAL_GPIO_Init+0x22e>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a53      	ldr	r2, [pc, #332]	; (8004dd8 <HAL_GPIO_Init+0x340>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d019      	beq.n	8004cc2 <HAL_GPIO_Init+0x22a>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a52      	ldr	r2, [pc, #328]	; (8004ddc <HAL_GPIO_Init+0x344>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d013      	beq.n	8004cbe <HAL_GPIO_Init+0x226>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a51      	ldr	r2, [pc, #324]	; (8004de0 <HAL_GPIO_Init+0x348>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d00d      	beq.n	8004cba <HAL_GPIO_Init+0x222>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a50      	ldr	r2, [pc, #320]	; (8004de4 <HAL_GPIO_Init+0x34c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d007      	beq.n	8004cb6 <HAL_GPIO_Init+0x21e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a4f      	ldr	r2, [pc, #316]	; (8004de8 <HAL_GPIO_Init+0x350>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d101      	bne.n	8004cb2 <HAL_GPIO_Init+0x21a>
 8004cae:	2309      	movs	r3, #9
 8004cb0:	e012      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cb2:	230a      	movs	r3, #10
 8004cb4:	e010      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cb6:	2308      	movs	r3, #8
 8004cb8:	e00e      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cba:	2307      	movs	r3, #7
 8004cbc:	e00c      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cbe:	2306      	movs	r3, #6
 8004cc0:	e00a      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cc2:	2305      	movs	r3, #5
 8004cc4:	e008      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cc6:	2304      	movs	r3, #4
 8004cc8:	e006      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e004      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cce:	2302      	movs	r3, #2
 8004cd0:	e002      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <HAL_GPIO_Init+0x240>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	69fa      	ldr	r2, [r7, #28]
 8004cda:	f002 0203 	and.w	r2, r2, #3
 8004cde:	0092      	lsls	r2, r2, #2
 8004ce0:	4093      	lsls	r3, r2
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ce8:	4935      	ldr	r1, [pc, #212]	; (8004dc0 <HAL_GPIO_Init+0x328>)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	089b      	lsrs	r3, r3, #2
 8004cee:	3302      	adds	r3, #2
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cf6:	4b3d      	ldr	r3, [pc, #244]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	4013      	ands	r3, r2
 8004d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d1a:	4a34      	ldr	r2, [pc, #208]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d20:	4b32      	ldr	r3, [pc, #200]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d003      	beq.n	8004d44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d44:	4a29      	ldr	r2, [pc, #164]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d4a:	4b28      	ldr	r3, [pc, #160]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	43db      	mvns	r3, r3
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	4013      	ands	r3, r2
 8004d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d6e:	4a1f      	ldr	r2, [pc, #124]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d74:	4b1d      	ldr	r3, [pc, #116]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	43db      	mvns	r3, r3
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	4013      	ands	r3, r2
 8004d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d98:	4a14      	ldr	r2, [pc, #80]	; (8004dec <HAL_GPIO_Init+0x354>)
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	3301      	adds	r3, #1
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	2b0f      	cmp	r3, #15
 8004da8:	f67f ae84 	bls.w	8004ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dac:	bf00      	nop
 8004dae:	bf00      	nop
 8004db0:	3724      	adds	r7, #36	; 0x24
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40023800 	.word	0x40023800
 8004dc0:	40013800 	.word	0x40013800
 8004dc4:	40020000 	.word	0x40020000
 8004dc8:	40020400 	.word	0x40020400
 8004dcc:	40020800 	.word	0x40020800
 8004dd0:	40020c00 	.word	0x40020c00
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	40021400 	.word	0x40021400
 8004ddc:	40021800 	.word	0x40021800
 8004de0:	40021c00 	.word	0x40021c00
 8004de4:	40022000 	.word	0x40022000
 8004de8:	40022400 	.word	0x40022400
 8004dec:	40013c00 	.word	0x40013c00

08004df0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691a      	ldr	r2, [r3, #16]
 8004e00:	887b      	ldrh	r3, [r7, #2]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	73fb      	strb	r3, [r7, #15]
 8004e0c:	e001      	b.n	8004e12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	460b      	mov	r3, r1
 8004e2a:	807b      	strh	r3, [r7, #2]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e30:	787b      	ldrb	r3, [r7, #1]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e36:	887a      	ldrh	r2, [r7, #2]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e3c:	e003      	b.n	8004e46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e3e:	887b      	ldrh	r3, [r7, #2]
 8004e40:	041a      	lsls	r2, r3, #16
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	619a      	str	r2, [r3, #24]
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e64:	887a      	ldrh	r2, [r7, #2]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	041a      	lsls	r2, r3, #16
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	43d9      	mvns	r1, r3
 8004e70:	887b      	ldrh	r3, [r7, #2]
 8004e72:	400b      	ands	r3, r1
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	619a      	str	r2, [r3, #24]
}
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
	...

08004e88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004e92:	4b08      	ldr	r3, [pc, #32]	; (8004eb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e94:	695a      	ldr	r2, [r3, #20]
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d006      	beq.n	8004eac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e9e:	4a05      	ldr	r2, [pc, #20]	; (8004eb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ea0:	88fb      	ldrh	r3, [r7, #6]
 8004ea2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ea4:	88fb      	ldrh	r3, [r7, #6]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7fc f924 	bl	80010f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004eac:	bf00      	nop
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40013c00 	.word	0x40013c00

08004eb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e12b      	b.n	8005122 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fd fa08 	bl	80022f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2224      	movs	r2, #36	; 0x24
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 0201 	bic.w	r2, r2, #1
 8004efa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f1c:	f001 fb4e 	bl	80065bc <HAL_RCC_GetPCLK1Freq>
 8004f20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	4a81      	ldr	r2, [pc, #516]	; (800512c <HAL_I2C_Init+0x274>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d807      	bhi.n	8004f3c <HAL_I2C_Init+0x84>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a80      	ldr	r2, [pc, #512]	; (8005130 <HAL_I2C_Init+0x278>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	bf94      	ite	ls
 8004f34:	2301      	movls	r3, #1
 8004f36:	2300      	movhi	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	e006      	b.n	8004f4a <HAL_I2C_Init+0x92>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	4a7d      	ldr	r2, [pc, #500]	; (8005134 <HAL_I2C_Init+0x27c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	bf94      	ite	ls
 8004f44:	2301      	movls	r3, #1
 8004f46:	2300      	movhi	r3, #0
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e0e7      	b.n	8005122 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	4a78      	ldr	r2, [pc, #480]	; (8005138 <HAL_I2C_Init+0x280>)
 8004f56:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5a:	0c9b      	lsrs	r3, r3, #18
 8004f5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	4a6a      	ldr	r2, [pc, #424]	; (800512c <HAL_I2C_Init+0x274>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d802      	bhi.n	8004f8c <HAL_I2C_Init+0xd4>
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	3301      	adds	r3, #1
 8004f8a:	e009      	b.n	8004fa0 <HAL_I2C_Init+0xe8>
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f92:	fb02 f303 	mul.w	r3, r2, r3
 8004f96:	4a69      	ldr	r2, [pc, #420]	; (800513c <HAL_I2C_Init+0x284>)
 8004f98:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9c:	099b      	lsrs	r3, r3, #6
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6812      	ldr	r2, [r2, #0]
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	495c      	ldr	r1, [pc, #368]	; (800512c <HAL_I2C_Init+0x274>)
 8004fbc:	428b      	cmp	r3, r1
 8004fbe:	d819      	bhi.n	8004ff4 <HAL_I2C_Init+0x13c>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	1e59      	subs	r1, r3, #1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fce:	1c59      	adds	r1, r3, #1
 8004fd0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004fd4:	400b      	ands	r3, r1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <HAL_I2C_Init+0x138>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1e59      	subs	r1, r3, #1
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fee:	e051      	b.n	8005094 <HAL_I2C_Init+0x1dc>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	e04f      	b.n	8005094 <HAL_I2C_Init+0x1dc>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d111      	bne.n	8005020 <HAL_I2C_Init+0x168>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	1e58      	subs	r0, r3, #1
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6859      	ldr	r1, [r3, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	440b      	add	r3, r1
 800500a:	fbb0 f3f3 	udiv	r3, r0, r3
 800500e:	3301      	adds	r3, #1
 8005010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005014:	2b00      	cmp	r3, #0
 8005016:	bf0c      	ite	eq
 8005018:	2301      	moveq	r3, #1
 800501a:	2300      	movne	r3, #0
 800501c:	b2db      	uxtb	r3, r3
 800501e:	e012      	b.n	8005046 <HAL_I2C_Init+0x18e>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	1e58      	subs	r0, r3, #1
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6859      	ldr	r1, [r3, #4]
 8005028:	460b      	mov	r3, r1
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	0099      	lsls	r1, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	fbb0 f3f3 	udiv	r3, r0, r3
 8005036:	3301      	adds	r3, #1
 8005038:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800503c:	2b00      	cmp	r3, #0
 800503e:	bf0c      	ite	eq
 8005040:	2301      	moveq	r3, #1
 8005042:	2300      	movne	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <HAL_I2C_Init+0x196>
 800504a:	2301      	movs	r3, #1
 800504c:	e022      	b.n	8005094 <HAL_I2C_Init+0x1dc>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10e      	bne.n	8005074 <HAL_I2C_Init+0x1bc>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	1e58      	subs	r0, r3, #1
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6859      	ldr	r1, [r3, #4]
 800505e:	460b      	mov	r3, r1
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	440b      	add	r3, r1
 8005064:	fbb0 f3f3 	udiv	r3, r0, r3
 8005068:	3301      	adds	r3, #1
 800506a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800506e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005072:	e00f      	b.n	8005094 <HAL_I2C_Init+0x1dc>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	1e58      	subs	r0, r3, #1
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6859      	ldr	r1, [r3, #4]
 800507c:	460b      	mov	r3, r1
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	0099      	lsls	r1, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	fbb0 f3f3 	udiv	r3, r0, r3
 800508a:	3301      	adds	r3, #1
 800508c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005090:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005094:	6879      	ldr	r1, [r7, #4]
 8005096:	6809      	ldr	r1, [r1, #0]
 8005098:	4313      	orrs	r3, r2
 800509a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69da      	ldr	r2, [r3, #28]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6911      	ldr	r1, [r2, #16]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	68d2      	ldr	r2, [r2, #12]
 80050ce:	4311      	orrs	r1, r2
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	6812      	ldr	r2, [r2, #0]
 80050d4:	430b      	orrs	r3, r1
 80050d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	695a      	ldr	r2, [r3, #20]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	430a      	orrs	r2, r1
 80050f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f042 0201 	orr.w	r2, r2, #1
 8005102:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2220      	movs	r2, #32
 800510e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	000186a0 	.word	0x000186a0
 8005130:	001e847f 	.word	0x001e847f
 8005134:	003d08ff 	.word	0x003d08ff
 8005138:	431bde83 	.word	0x431bde83
 800513c:	10624dd3 	.word	0x10624dd3

08005140 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	607a      	str	r2, [r7, #4]
 800514a:	461a      	mov	r2, r3
 800514c:	460b      	mov	r3, r1
 800514e:	817b      	strh	r3, [r7, #10]
 8005150:	4613      	mov	r3, r2
 8005152:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005154:	f7fd fbe8 	bl	8002928 <HAL_GetTick>
 8005158:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b20      	cmp	r3, #32
 8005164:	f040 80e0 	bne.w	8005328 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	2319      	movs	r3, #25
 800516e:	2201      	movs	r2, #1
 8005170:	4970      	ldr	r1, [pc, #448]	; (8005334 <HAL_I2C_Master_Transmit+0x1f4>)
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f000 fa92 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d001      	beq.n	8005182 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800517e:	2302      	movs	r3, #2
 8005180:	e0d3      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_I2C_Master_Transmit+0x50>
 800518c:	2302      	movs	r3, #2
 800518e:	e0cc      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d007      	beq.n	80051b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0201 	orr.w	r2, r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2221      	movs	r2, #33	; 0x21
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2210      	movs	r2, #16
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	893a      	ldrh	r2, [r7, #8]
 80051e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4a50      	ldr	r2, [pc, #320]	; (8005338 <HAL_I2C_Master_Transmit+0x1f8>)
 80051f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051f8:	8979      	ldrh	r1, [r7, #10]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	6a3a      	ldr	r2, [r7, #32]
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f000 f9ca 	bl	8005598 <I2C_MasterRequestWrite>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e08d      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800520e:	2300      	movs	r3, #0
 8005210:	613b      	str	r3, [r7, #16]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	695b      	ldr	r3, [r3, #20]
 8005218:	613b      	str	r3, [r7, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	613b      	str	r3, [r7, #16]
 8005222:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005224:	e066      	b.n	80052f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	6a39      	ldr	r1, [r7, #32]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 fb0c 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00d      	beq.n	8005252 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523a:	2b04      	cmp	r3, #4
 800523c:	d107      	bne.n	800524e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800524c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e06b      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	781a      	ldrb	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800527a:	3b01      	subs	r3, #1
 800527c:	b29a      	uxth	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b04      	cmp	r3, #4
 800528e:	d11b      	bne.n	80052c8 <HAL_I2C_Master_Transmit+0x188>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005294:	2b00      	cmp	r3, #0
 8005296:	d017      	beq.n	80052c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	781a      	ldrb	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	6a39      	ldr	r1, [r7, #32]
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 fafc 	bl	80058ca <I2C_WaitOnBTFFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00d      	beq.n	80052f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d107      	bne.n	80052f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e01a      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d194      	bne.n	8005226 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005324:	2300      	movs	r3, #0
 8005326:	e000      	b.n	800532a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005328:	2302      	movs	r3, #2
  }
}
 800532a:	4618      	mov	r0, r3
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	00100002 	.word	0x00100002
 8005338:	ffff0000 	.word	0xffff0000

0800533c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08a      	sub	sp, #40	; 0x28
 8005340:	af02      	add	r7, sp, #8
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	607a      	str	r2, [r7, #4]
 8005346:	603b      	str	r3, [r7, #0]
 8005348:	460b      	mov	r3, r1
 800534a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800534c:	f7fd faec 	bl	8002928 <HAL_GetTick>
 8005350:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b20      	cmp	r3, #32
 8005360:	f040 8111 	bne.w	8005586 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	2319      	movs	r3, #25
 800536a:	2201      	movs	r2, #1
 800536c:	4988      	ldr	r1, [pc, #544]	; (8005590 <HAL_I2C_IsDeviceReady+0x254>)
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 f994 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800537a:	2302      	movs	r3, #2
 800537c:	e104      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <HAL_I2C_IsDeviceReady+0x50>
 8005388:	2302      	movs	r3, #2
 800538a:	e0fd      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d007      	beq.n	80053b2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0201 	orr.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2224      	movs	r2, #36	; 0x24
 80053c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4a70      	ldr	r2, [pc, #448]	; (8005594 <HAL_I2C_IsDeviceReady+0x258>)
 80053d4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053e4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f952 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00d      	beq.n	800541a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800540c:	d103      	bne.n	8005416 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005414:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e0b6      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800541a:	897b      	ldrh	r3, [r7, #10]
 800541c:	b2db      	uxtb	r3, r3
 800541e:	461a      	mov	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005428:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800542a:	f7fd fa7d 	bl	8002928 <HAL_GetTick>
 800542e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b02      	cmp	r3, #2
 800543c:	bf0c      	ite	eq
 800543e:	2301      	moveq	r3, #1
 8005440:	2300      	movne	r3, #0
 8005442:	b2db      	uxtb	r3, r3
 8005444:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	695b      	ldr	r3, [r3, #20]
 800544c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005454:	bf0c      	ite	eq
 8005456:	2301      	moveq	r3, #1
 8005458:	2300      	movne	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800545e:	e025      	b.n	80054ac <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005460:	f7fd fa62 	bl	8002928 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d302      	bcc.n	8005476 <HAL_I2C_IsDeviceReady+0x13a>
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	22a0      	movs	r2, #160	; 0xa0
 800547a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b02      	cmp	r3, #2
 800548a:	bf0c      	ite	eq
 800548c:	2301      	moveq	r3, #1
 800548e:	2300      	movne	r3, #0
 8005490:	b2db      	uxtb	r3, r3
 8005492:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800549e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054a2:	bf0c      	ite	eq
 80054a4:	2301      	moveq	r3, #1
 80054a6:	2300      	movne	r3, #0
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2ba0      	cmp	r3, #160	; 0xa0
 80054b6:	d005      	beq.n	80054c4 <HAL_I2C_IsDeviceReady+0x188>
 80054b8:	7dfb      	ldrb	r3, [r7, #23]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d102      	bne.n	80054c4 <HAL_I2C_IsDeviceReady+0x188>
 80054be:	7dbb      	ldrb	r3, [r7, #22]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0cd      	beq.n	8005460 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d129      	bne.n	800552e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ea:	2300      	movs	r3, #0
 80054ec:	613b      	str	r3, [r7, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	613b      	str	r3, [r7, #16]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	9300      	str	r3, [sp, #0]
 8005504:	2319      	movs	r3, #25
 8005506:	2201      	movs	r2, #1
 8005508:	4921      	ldr	r1, [pc, #132]	; (8005590 <HAL_I2C_IsDeviceReady+0x254>)
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 f8c6 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e036      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2220      	movs	r2, #32
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	e02c      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800553c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005546:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	2319      	movs	r3, #25
 800554e:	2201      	movs	r2, #1
 8005550:	490f      	ldr	r1, [pc, #60]	; (8005590 <HAL_I2C_IsDeviceReady+0x254>)
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 f8a2 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e012      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	3301      	adds	r3, #1
 8005566:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	429a      	cmp	r2, r3
 800556e:	f4ff af32 	bcc.w	80053d6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2220      	movs	r2, #32
 8005576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005586:	2302      	movs	r3, #2
  }
}
 8005588:	4618      	mov	r0, r3
 800558a:	3720      	adds	r7, #32
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	00100002 	.word	0x00100002
 8005594:	ffff0000 	.word	0xffff0000

08005598 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af02      	add	r7, sp, #8
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	607a      	str	r2, [r7, #4]
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	460b      	mov	r3, r1
 80055a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2b08      	cmp	r3, #8
 80055b2:	d006      	beq.n	80055c2 <I2C_MasterRequestWrite+0x2a>
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d003      	beq.n	80055c2 <I2C_MasterRequestWrite+0x2a>
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055c0:	d108      	bne.n	80055d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	e00b      	b.n	80055ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	2b12      	cmp	r3, #18
 80055da:	d107      	bne.n	80055ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f84f 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00d      	beq.n	8005620 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005612:	d103      	bne.n	800561c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e035      	b.n	800568c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005628:	d108      	bne.n	800563c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800562a:	897b      	ldrh	r3, [r7, #10]
 800562c:	b2db      	uxtb	r3, r3
 800562e:	461a      	mov	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005638:	611a      	str	r2, [r3, #16]
 800563a:	e01b      	b.n	8005674 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800563c:	897b      	ldrh	r3, [r7, #10]
 800563e:	11db      	asrs	r3, r3, #7
 8005640:	b2db      	uxtb	r3, r3
 8005642:	f003 0306 	and.w	r3, r3, #6
 8005646:	b2db      	uxtb	r3, r3
 8005648:	f063 030f 	orn	r3, r3, #15
 800564c:	b2da      	uxtb	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	490e      	ldr	r1, [pc, #56]	; (8005694 <I2C_MasterRequestWrite+0xfc>)
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f875 	bl	800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e010      	b.n	800568c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800566a:	897b      	ldrh	r3, [r7, #10]
 800566c:	b2da      	uxtb	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	4907      	ldr	r1, [pc, #28]	; (8005698 <I2C_MasterRequestWrite+0x100>)
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 f865 	bl	800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	00010008 	.word	0x00010008
 8005698:	00010002 	.word	0x00010002

0800569c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056ac:	e025      	b.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b4:	d021      	beq.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b6:	f7fd f937 	bl	8002928 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d302      	bcc.n	80056cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d116      	bne.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e6:	f043 0220 	orr.w	r2, r3, #32
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e023      	b.n	8005742 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	0c1b      	lsrs	r3, r3, #16
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b01      	cmp	r3, #1
 8005702:	d10d      	bne.n	8005720 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	43da      	mvns	r2, r3
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4013      	ands	r3, r2
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	bf0c      	ite	eq
 8005716:	2301      	moveq	r3, #1
 8005718:	2300      	movne	r3, #0
 800571a:	b2db      	uxtb	r3, r3
 800571c:	461a      	mov	r2, r3
 800571e:	e00c      	b.n	800573a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	43da      	mvns	r2, r3
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4013      	ands	r3, r2
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	bf0c      	ite	eq
 8005732:	2301      	moveq	r3, #1
 8005734:	2300      	movne	r3, #0
 8005736:	b2db      	uxtb	r3, r3
 8005738:	461a      	mov	r2, r3
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	429a      	cmp	r2, r3
 800573e:	d0b6      	beq.n	80056ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
 8005756:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005758:	e051      	b.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005768:	d123      	bne.n	80057b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005778:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005782:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f043 0204 	orr.w	r2, r3, #4
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e046      	b.n	8005840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b8:	d021      	beq.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ba:	f7fd f8b5 	bl	8002928 <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d302      	bcc.n	80057d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d116      	bne.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ea:	f043 0220 	orr.w	r2, r3, #32
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e020      	b.n	8005840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	0c1b      	lsrs	r3, r3, #16
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	d10c      	bne.n	8005822 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	43da      	mvns	r2, r3
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4013      	ands	r3, r2
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	bf14      	ite	ne
 800581a:	2301      	movne	r3, #1
 800581c:	2300      	moveq	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	e00b      	b.n	800583a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	43da      	mvns	r2, r3
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	4013      	ands	r3, r2
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	bf14      	ite	ne
 8005834:	2301      	movne	r3, #1
 8005836:	2300      	moveq	r3, #0
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d18d      	bne.n	800575a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005854:	e02d      	b.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f878 	bl	800594c <I2C_IsAcknowledgeFailed>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e02d      	b.n	80058c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586c:	d021      	beq.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586e:	f7fd f85b 	bl	8002928 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	429a      	cmp	r2, r3
 800587c:	d302      	bcc.n	8005884 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d116      	bne.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2220      	movs	r2, #32
 800588e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589e:	f043 0220 	orr.w	r2, r3, #32
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e007      	b.n	80058c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058bc:	2b80      	cmp	r3, #128	; 0x80
 80058be:	d1ca      	bne.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058d6:	e02d      	b.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f837 	bl	800594c <I2C_IsAcknowledgeFailed>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e02d      	b.n	8005944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ee:	d021      	beq.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f0:	f7fd f81a 	bl	8002928 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d302      	bcc.n	8005906 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d116      	bne.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005920:	f043 0220 	orr.w	r2, r3, #32
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e007      	b.n	8005944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b04      	cmp	r3, #4
 8005940:	d1ca      	bne.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800595e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005962:	d11b      	bne.n	800599c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800596c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2220      	movs	r2, #32
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005988:	f043 0204 	orr.w	r2, r3, #4
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e000      	b.n	800599e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b083      	sub	sp, #12
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
 80059b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b20      	cmp	r3, #32
 80059be:	d129      	bne.n	8005a14 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2224      	movs	r2, #36	; 0x24
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f022 0201 	bic.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0210 	bic.w	r2, r2, #16
 80059e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	430a      	orrs	r2, r1
 80059f6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	e000      	b.n	8005a16 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005a14:	2302      	movs	r3, #2
  }
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b085      	sub	sp, #20
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b20      	cmp	r3, #32
 8005a3a:	d12a      	bne.n	8005a92 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2224      	movs	r2, #36	; 0x24
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0201 	bic.w	r2, r2, #1
 8005a52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005a5c:	89fb      	ldrh	r3, [r7, #14]
 8005a5e:	f023 030f 	bic.w	r3, r3, #15
 8005a62:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	89fb      	ldrh	r3, [r7, #14]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	89fa      	ldrh	r2, [r7, #14]
 8005a74:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	e000      	b.n	8005a94 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005a92:	2302      	movs	r3, #2
  }
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aa2:	b08f      	sub	sp, #60	; 0x3c
 8005aa4:	af0a      	add	r7, sp, #40	; 0x28
 8005aa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e10f      	b.n	8005cd2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fc fd3b 	bl	8002548 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2203      	movs	r2, #3
 8005ad6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d102      	bne.n	8005aec <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f003 fd2a 	bl	800954a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	603b      	str	r3, [r7, #0]
 8005afc:	687e      	ldr	r6, [r7, #4]
 8005afe:	466d      	mov	r5, sp
 8005b00:	f106 0410 	add.w	r4, r6, #16
 8005b04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b0c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005b10:	e885 0003 	stmia.w	r5, {r0, r1}
 8005b14:	1d33      	adds	r3, r6, #4
 8005b16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b18:	6838      	ldr	r0, [r7, #0]
 8005b1a:	f003 fcb5 	bl	8009488 <USB_CoreInit>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d005      	beq.n	8005b30 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e0d0      	b.n	8005cd2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2100      	movs	r1, #0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f003 fd18 	bl	800956c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	73fb      	strb	r3, [r7, #15]
 8005b40:	e04a      	b.n	8005bd8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005b42:	7bfa      	ldrb	r2, [r7, #15]
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	4613      	mov	r3, r2
 8005b48:	00db      	lsls	r3, r3, #3
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	333d      	adds	r3, #61	; 0x3d
 8005b52:	2201      	movs	r2, #1
 8005b54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005b56:	7bfa      	ldrb	r2, [r7, #15]
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	4413      	add	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	440b      	add	r3, r1
 8005b64:	333c      	adds	r3, #60	; 0x3c
 8005b66:	7bfa      	ldrb	r2, [r7, #15]
 8005b68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005b6a:	7bfa      	ldrb	r2, [r7, #15]
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
 8005b6e:	b298      	uxth	r0, r3
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	4613      	mov	r3, r2
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	4413      	add	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	440b      	add	r3, r1
 8005b7c:	3344      	adds	r3, #68	; 0x44
 8005b7e:	4602      	mov	r2, r0
 8005b80:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b82:	7bfa      	ldrb	r2, [r7, #15]
 8005b84:	6879      	ldr	r1, [r7, #4]
 8005b86:	4613      	mov	r3, r2
 8005b88:	00db      	lsls	r3, r3, #3
 8005b8a:	4413      	add	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	440b      	add	r3, r1
 8005b90:	3340      	adds	r3, #64	; 0x40
 8005b92:	2200      	movs	r2, #0
 8005b94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005b96:	7bfa      	ldrb	r2, [r7, #15]
 8005b98:	6879      	ldr	r1, [r7, #4]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	4413      	add	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	440b      	add	r3, r1
 8005ba4:	3348      	adds	r3, #72	; 0x48
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005baa:	7bfa      	ldrb	r2, [r7, #15]
 8005bac:	6879      	ldr	r1, [r7, #4]
 8005bae:	4613      	mov	r3, r2
 8005bb0:	00db      	lsls	r3, r3, #3
 8005bb2:	4413      	add	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	440b      	add	r3, r1
 8005bb8:	334c      	adds	r3, #76	; 0x4c
 8005bba:	2200      	movs	r2, #0
 8005bbc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005bbe:	7bfa      	ldrb	r2, [r7, #15]
 8005bc0:	6879      	ldr	r1, [r7, #4]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	4413      	add	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	440b      	add	r3, r1
 8005bcc:	3354      	adds	r3, #84	; 0x54
 8005bce:	2200      	movs	r2, #0
 8005bd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bd2:	7bfb      	ldrb	r3, [r7, #15]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	73fb      	strb	r3, [r7, #15]
 8005bd8:	7bfa      	ldrb	r2, [r7, #15]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d3af      	bcc.n	8005b42 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005be2:	2300      	movs	r3, #0
 8005be4:	73fb      	strb	r3, [r7, #15]
 8005be6:	e044      	b.n	8005c72 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005be8:	7bfa      	ldrb	r2, [r7, #15]
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	4613      	mov	r3, r2
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005bfe:	7bfa      	ldrb	r2, [r7, #15]
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005c10:	7bfa      	ldrb	r2, [r7, #15]
 8005c12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005c14:	7bfa      	ldrb	r2, [r7, #15]
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	00db      	lsls	r3, r3, #3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005c26:	2200      	movs	r2, #0
 8005c28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005c2a:	7bfa      	ldrb	r2, [r7, #15]
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005c40:	7bfa      	ldrb	r2, [r7, #15]
 8005c42:	6879      	ldr	r1, [r7, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	4413      	add	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005c52:	2200      	movs	r2, #0
 8005c54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005c56:	7bfa      	ldrb	r2, [r7, #15]
 8005c58:	6879      	ldr	r1, [r7, #4]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	00db      	lsls	r3, r3, #3
 8005c5e:	4413      	add	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	440b      	add	r3, r1
 8005c64:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
 8005c72:	7bfa      	ldrb	r2, [r7, #15]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d3b5      	bcc.n	8005be8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	603b      	str	r3, [r7, #0]
 8005c82:	687e      	ldr	r6, [r7, #4]
 8005c84:	466d      	mov	r5, sp
 8005c86:	f106 0410 	add.w	r4, r6, #16
 8005c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005c96:	e885 0003 	stmia.w	r5, {r0, r1}
 8005c9a:	1d33      	adds	r3, r6, #4
 8005c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c9e:	6838      	ldr	r0, [r7, #0]
 8005ca0:	f003 fcb0 	bl	8009604 <USB_DevInit>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d005      	beq.n	8005cb6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e00d      	b.n	8005cd2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f003 fe7b 	bl	80099c6 <USB_DevDisconnect>

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005cdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e267      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d075      	beq.n	8005de6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cfa:	4b88      	ldr	r3, [pc, #544]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 030c 	and.w	r3, r3, #12
 8005d02:	2b04      	cmp	r3, #4
 8005d04:	d00c      	beq.n	8005d20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d06:	4b85      	ldr	r3, [pc, #532]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d112      	bne.n	8005d38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d12:	4b82      	ldr	r3, [pc, #520]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d1e:	d10b      	bne.n	8005d38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d20:	4b7e      	ldr	r3, [pc, #504]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d05b      	beq.n	8005de4 <HAL_RCC_OscConfig+0x108>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d157      	bne.n	8005de4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e242      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d40:	d106      	bne.n	8005d50 <HAL_RCC_OscConfig+0x74>
 8005d42:	4b76      	ldr	r3, [pc, #472]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a75      	ldr	r2, [pc, #468]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	e01d      	b.n	8005d8c <HAL_RCC_OscConfig+0xb0>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d58:	d10c      	bne.n	8005d74 <HAL_RCC_OscConfig+0x98>
 8005d5a:	4b70      	ldr	r3, [pc, #448]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a6f      	ldr	r2, [pc, #444]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d64:	6013      	str	r3, [r2, #0]
 8005d66:	4b6d      	ldr	r3, [pc, #436]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a6c      	ldr	r2, [pc, #432]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d70:	6013      	str	r3, [r2, #0]
 8005d72:	e00b      	b.n	8005d8c <HAL_RCC_OscConfig+0xb0>
 8005d74:	4b69      	ldr	r3, [pc, #420]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a68      	ldr	r2, [pc, #416]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d7e:	6013      	str	r3, [r2, #0]
 8005d80:	4b66      	ldr	r3, [pc, #408]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a65      	ldr	r2, [pc, #404]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d013      	beq.n	8005dbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d94:	f7fc fdc8 	bl	8002928 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d9c:	f7fc fdc4 	bl	8002928 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b64      	cmp	r3, #100	; 0x64
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e207      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dae:	4b5b      	ldr	r3, [pc, #364]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCC_OscConfig+0xc0>
 8005dba:	e014      	b.n	8005de6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbc:	f7fc fdb4 	bl	8002928 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dc4:	f7fc fdb0 	bl	8002928 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b64      	cmp	r3, #100	; 0x64
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e1f3      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dd6:	4b51      	ldr	r3, [pc, #324]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1f0      	bne.n	8005dc4 <HAL_RCC_OscConfig+0xe8>
 8005de2:	e000      	b.n	8005de6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d063      	beq.n	8005eba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005df2:	4b4a      	ldr	r3, [pc, #296]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f003 030c 	and.w	r3, r3, #12
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00b      	beq.n	8005e16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dfe:	4b47      	ldr	r3, [pc, #284]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e06:	2b08      	cmp	r3, #8
 8005e08:	d11c      	bne.n	8005e44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e0a:	4b44      	ldr	r3, [pc, #272]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d116      	bne.n	8005e44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e16:	4b41      	ldr	r3, [pc, #260]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_RCC_OscConfig+0x152>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d001      	beq.n	8005e2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e1c7      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e2e:	4b3b      	ldr	r3, [pc, #236]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	4937      	ldr	r1, [pc, #220]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e42:	e03a      	b.n	8005eba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d020      	beq.n	8005e8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e4c:	4b34      	ldr	r3, [pc, #208]	; (8005f20 <HAL_RCC_OscConfig+0x244>)
 8005e4e:	2201      	movs	r2, #1
 8005e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e52:	f7fc fd69 	bl	8002928 <HAL_GetTick>
 8005e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e58:	e008      	b.n	8005e6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e5a:	f7fc fd65 	bl	8002928 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d901      	bls.n	8005e6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e1a8      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e6c:	4b2b      	ldr	r3, [pc, #172]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0302 	and.w	r3, r3, #2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d0f0      	beq.n	8005e5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e78:	4b28      	ldr	r3, [pc, #160]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	00db      	lsls	r3, r3, #3
 8005e86:	4925      	ldr	r1, [pc, #148]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	600b      	str	r3, [r1, #0]
 8005e8c:	e015      	b.n	8005eba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e8e:	4b24      	ldr	r3, [pc, #144]	; (8005f20 <HAL_RCC_OscConfig+0x244>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e94:	f7fc fd48 	bl	8002928 <HAL_GetTick>
 8005e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e9c:	f7fc fd44 	bl	8002928 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e187      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eae:	4b1b      	ldr	r3, [pc, #108]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1f0      	bne.n	8005e9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0308 	and.w	r3, r3, #8
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d036      	beq.n	8005f34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d016      	beq.n	8005efc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ece:	4b15      	ldr	r3, [pc, #84]	; (8005f24 <HAL_RCC_OscConfig+0x248>)
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ed4:	f7fc fd28 	bl	8002928 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005edc:	f7fc fd24 	bl	8002928 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e167      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eee:	4b0b      	ldr	r3, [pc, #44]	; (8005f1c <HAL_RCC_OscConfig+0x240>)
 8005ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0f0      	beq.n	8005edc <HAL_RCC_OscConfig+0x200>
 8005efa:	e01b      	b.n	8005f34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005efc:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <HAL_RCC_OscConfig+0x248>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f02:	f7fc fd11 	bl	8002928 <HAL_GetTick>
 8005f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f08:	e00e      	b.n	8005f28 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f0a:	f7fc fd0d 	bl	8002928 <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d907      	bls.n	8005f28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e150      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
 8005f1c:	40023800 	.word	0x40023800
 8005f20:	42470000 	.word	0x42470000
 8005f24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f28:	4b88      	ldr	r3, [pc, #544]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1ea      	bne.n	8005f0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 8097 	beq.w	8006070 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f42:	2300      	movs	r3, #0
 8005f44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f46:	4b81      	ldr	r3, [pc, #516]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10f      	bne.n	8005f72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f52:	2300      	movs	r3, #0
 8005f54:	60bb      	str	r3, [r7, #8]
 8005f56:	4b7d      	ldr	r3, [pc, #500]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5a:	4a7c      	ldr	r2, [pc, #496]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f60:	6413      	str	r3, [r2, #64]	; 0x40
 8005f62:	4b7a      	ldr	r3, [pc, #488]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f6a:	60bb      	str	r3, [r7, #8]
 8005f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f72:	4b77      	ldr	r3, [pc, #476]	; (8006150 <HAL_RCC_OscConfig+0x474>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d118      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f7e:	4b74      	ldr	r3, [pc, #464]	; (8006150 <HAL_RCC_OscConfig+0x474>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a73      	ldr	r2, [pc, #460]	; (8006150 <HAL_RCC_OscConfig+0x474>)
 8005f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f8a:	f7fc fccd 	bl	8002928 <HAL_GetTick>
 8005f8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f90:	e008      	b.n	8005fa4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f92:	f7fc fcc9 	bl	8002928 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d901      	bls.n	8005fa4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e10c      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa4:	4b6a      	ldr	r3, [pc, #424]	; (8006150 <HAL_RCC_OscConfig+0x474>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0f0      	beq.n	8005f92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d106      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x2ea>
 8005fb8:	4b64      	ldr	r3, [pc, #400]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fbc:	4a63      	ldr	r2, [pc, #396]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fbe:	f043 0301 	orr.w	r3, r3, #1
 8005fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8005fc4:	e01c      	b.n	8006000 <HAL_RCC_OscConfig+0x324>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	2b05      	cmp	r3, #5
 8005fcc:	d10c      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x30c>
 8005fce:	4b5f      	ldr	r3, [pc, #380]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd2:	4a5e      	ldr	r2, [pc, #376]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fd4:	f043 0304 	orr.w	r3, r3, #4
 8005fd8:	6713      	str	r3, [r2, #112]	; 0x70
 8005fda:	4b5c      	ldr	r3, [pc, #368]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fde:	4a5b      	ldr	r2, [pc, #364]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fe0:	f043 0301 	orr.w	r3, r3, #1
 8005fe4:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe6:	e00b      	b.n	8006000 <HAL_RCC_OscConfig+0x324>
 8005fe8:	4b58      	ldr	r3, [pc, #352]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fec:	4a57      	ldr	r2, [pc, #348]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005fee:	f023 0301 	bic.w	r3, r3, #1
 8005ff2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ff4:	4b55      	ldr	r3, [pc, #340]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff8:	4a54      	ldr	r2, [pc, #336]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8005ffa:	f023 0304 	bic.w	r3, r3, #4
 8005ffe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d015      	beq.n	8006034 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006008:	f7fc fc8e 	bl	8002928 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800600e:	e00a      	b.n	8006026 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006010:	f7fc fc8a 	bl	8002928 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	f241 3288 	movw	r2, #5000	; 0x1388
 800601e:	4293      	cmp	r3, r2
 8006020:	d901      	bls.n	8006026 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e0cb      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006026:	4b49      	ldr	r3, [pc, #292]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8006028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d0ee      	beq.n	8006010 <HAL_RCC_OscConfig+0x334>
 8006032:	e014      	b.n	800605e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006034:	f7fc fc78 	bl	8002928 <HAL_GetTick>
 8006038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800603a:	e00a      	b.n	8006052 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800603c:	f7fc fc74 	bl	8002928 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	f241 3288 	movw	r2, #5000	; 0x1388
 800604a:	4293      	cmp	r3, r2
 800604c:	d901      	bls.n	8006052 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e0b5      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006052:	4b3e      	ldr	r3, [pc, #248]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8006054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1ee      	bne.n	800603c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800605e:	7dfb      	ldrb	r3, [r7, #23]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d105      	bne.n	8006070 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006064:	4b39      	ldr	r3, [pc, #228]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8006066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006068:	4a38      	ldr	r2, [pc, #224]	; (800614c <HAL_RCC_OscConfig+0x470>)
 800606a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800606e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	2b00      	cmp	r3, #0
 8006076:	f000 80a1 	beq.w	80061bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800607a:	4b34      	ldr	r3, [pc, #208]	; (800614c <HAL_RCC_OscConfig+0x470>)
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	f003 030c 	and.w	r3, r3, #12
 8006082:	2b08      	cmp	r3, #8
 8006084:	d05c      	beq.n	8006140 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	2b02      	cmp	r3, #2
 800608c:	d141      	bne.n	8006112 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800608e:	4b31      	ldr	r3, [pc, #196]	; (8006154 <HAL_RCC_OscConfig+0x478>)
 8006090:	2200      	movs	r2, #0
 8006092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006094:	f7fc fc48 	bl	8002928 <HAL_GetTick>
 8006098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800609a:	e008      	b.n	80060ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800609c:	f7fc fc44 	bl	8002928 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d901      	bls.n	80060ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e087      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ae:	4b27      	ldr	r3, [pc, #156]	; (800614c <HAL_RCC_OscConfig+0x470>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1f0      	bne.n	800609c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	69da      	ldr	r2, [r3, #28]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	431a      	orrs	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	019b      	lsls	r3, r3, #6
 80060ca:	431a      	orrs	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	085b      	lsrs	r3, r3, #1
 80060d2:	3b01      	subs	r3, #1
 80060d4:	041b      	lsls	r3, r3, #16
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060dc:	061b      	lsls	r3, r3, #24
 80060de:	491b      	ldr	r1, [pc, #108]	; (800614c <HAL_RCC_OscConfig+0x470>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060e4:	4b1b      	ldr	r3, [pc, #108]	; (8006154 <HAL_RCC_OscConfig+0x478>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ea:	f7fc fc1d 	bl	8002928 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060f2:	f7fc fc19 	bl	8002928 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e05c      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006104:	4b11      	ldr	r3, [pc, #68]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0x416>
 8006110:	e054      	b.n	80061bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006112:	4b10      	ldr	r3, [pc, #64]	; (8006154 <HAL_RCC_OscConfig+0x478>)
 8006114:	2200      	movs	r2, #0
 8006116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006118:	f7fc fc06 	bl	8002928 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006120:	f7fc fc02 	bl	8002928 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e045      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006132:	4b06      	ldr	r3, [pc, #24]	; (800614c <HAL_RCC_OscConfig+0x470>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1f0      	bne.n	8006120 <HAL_RCC_OscConfig+0x444>
 800613e:	e03d      	b.n	80061bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d107      	bne.n	8006158 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e038      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
 800614c:	40023800 	.word	0x40023800
 8006150:	40007000 	.word	0x40007000
 8006154:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006158:	4b1b      	ldr	r3, [pc, #108]	; (80061c8 <HAL_RCC_OscConfig+0x4ec>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d028      	beq.n	80061b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006170:	429a      	cmp	r2, r3
 8006172:	d121      	bne.n	80061b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800617e:	429a      	cmp	r2, r3
 8006180:	d11a      	bne.n	80061b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006188:	4013      	ands	r3, r2
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800618e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006190:	4293      	cmp	r3, r2
 8006192:	d111      	bne.n	80061b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619e:	085b      	lsrs	r3, r3, #1
 80061a0:	3b01      	subs	r3, #1
 80061a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d107      	bne.n	80061b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d001      	beq.n	80061bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e000      	b.n	80061be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3718      	adds	r7, #24
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	40023800 	.word	0x40023800

080061cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e0cc      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061e0:	4b68      	ldr	r3, [pc, #416]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 030f 	and.w	r3, r3, #15
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d90c      	bls.n	8006208 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ee:	4b65      	ldr	r3, [pc, #404]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	b2d2      	uxtb	r2, r2
 80061f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f6:	4b63      	ldr	r3, [pc, #396]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 030f 	and.w	r3, r3, #15
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d001      	beq.n	8006208 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e0b8      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0302 	and.w	r3, r3, #2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d020      	beq.n	8006256 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0304 	and.w	r3, r3, #4
 800621c:	2b00      	cmp	r3, #0
 800621e:	d005      	beq.n	800622c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006220:	4b59      	ldr	r3, [pc, #356]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	4a58      	ldr	r2, [pc, #352]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006226:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800622a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0308 	and.w	r3, r3, #8
 8006234:	2b00      	cmp	r3, #0
 8006236:	d005      	beq.n	8006244 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006238:	4b53      	ldr	r3, [pc, #332]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	4a52      	ldr	r2, [pc, #328]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800623e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006242:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006244:	4b50      	ldr	r3, [pc, #320]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	494d      	ldr	r1, [pc, #308]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006252:	4313      	orrs	r3, r2
 8006254:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d044      	beq.n	80062ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d107      	bne.n	800627a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800626a:	4b47      	ldr	r3, [pc, #284]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d119      	bne.n	80062aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e07f      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	2b02      	cmp	r3, #2
 8006280:	d003      	beq.n	800628a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006286:	2b03      	cmp	r3, #3
 8006288:	d107      	bne.n	800629a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800628a:	4b3f      	ldr	r3, [pc, #252]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d109      	bne.n	80062aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e06f      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800629a:	4b3b      	ldr	r3, [pc, #236]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e067      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062aa:	4b37      	ldr	r3, [pc, #220]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f023 0203 	bic.w	r2, r3, #3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	4934      	ldr	r1, [pc, #208]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062bc:	f7fc fb34 	bl	8002928 <HAL_GetTick>
 80062c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062c2:	e00a      	b.n	80062da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062c4:	f7fc fb30 	bl	8002928 <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d901      	bls.n	80062da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e04f      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062da:	4b2b      	ldr	r3, [pc, #172]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 020c 	and.w	r2, r3, #12
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d1eb      	bne.n	80062c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062ec:	4b25      	ldr	r3, [pc, #148]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d20c      	bcs.n	8006314 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062fa:	4b22      	ldr	r3, [pc, #136]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006302:	4b20      	ldr	r3, [pc, #128]	; (8006384 <HAL_RCC_ClockConfig+0x1b8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d001      	beq.n	8006314 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e032      	b.n	800637a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d008      	beq.n	8006332 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006320:	4b19      	ldr	r3, [pc, #100]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	4916      	ldr	r1, [pc, #88]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	4313      	orrs	r3, r2
 8006330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0308 	and.w	r3, r3, #8
 800633a:	2b00      	cmp	r3, #0
 800633c:	d009      	beq.n	8006352 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800633e:	4b12      	ldr	r3, [pc, #72]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	490e      	ldr	r1, [pc, #56]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	4313      	orrs	r3, r2
 8006350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006352:	f000 f821 	bl	8006398 <HAL_RCC_GetSysClockFreq>
 8006356:	4602      	mov	r2, r0
 8006358:	4b0b      	ldr	r3, [pc, #44]	; (8006388 <HAL_RCC_ClockConfig+0x1bc>)
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	091b      	lsrs	r3, r3, #4
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	490a      	ldr	r1, [pc, #40]	; (800638c <HAL_RCC_ClockConfig+0x1c0>)
 8006364:	5ccb      	ldrb	r3, [r1, r3]
 8006366:	fa22 f303 	lsr.w	r3, r2, r3
 800636a:	4a09      	ldr	r2, [pc, #36]	; (8006390 <HAL_RCC_ClockConfig+0x1c4>)
 800636c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800636e:	4b09      	ldr	r3, [pc, #36]	; (8006394 <HAL_RCC_ClockConfig+0x1c8>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4618      	mov	r0, r3
 8006374:	f7fc fa94 	bl	80028a0 <HAL_InitTick>

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	40023c00 	.word	0x40023c00
 8006388:	40023800 	.word	0x40023800
 800638c:	0800b0e0 	.word	0x0800b0e0
 8006390:	20000108 	.word	0x20000108
 8006394:	2000010c 	.word	0x2000010c

08006398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800639c:	b094      	sub	sp, #80	; 0x50
 800639e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	647b      	str	r3, [r7, #68]	; 0x44
 80063a4:	2300      	movs	r3, #0
 80063a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063a8:	2300      	movs	r3, #0
 80063aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063b0:	4b79      	ldr	r3, [pc, #484]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f003 030c 	and.w	r3, r3, #12
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d00d      	beq.n	80063d8 <HAL_RCC_GetSysClockFreq+0x40>
 80063bc:	2b08      	cmp	r3, #8
 80063be:	f200 80e1 	bhi.w	8006584 <HAL_RCC_GetSysClockFreq+0x1ec>
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d002      	beq.n	80063cc <HAL_RCC_GetSysClockFreq+0x34>
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d003      	beq.n	80063d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80063ca:	e0db      	b.n	8006584 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063cc:	4b73      	ldr	r3, [pc, #460]	; (800659c <HAL_RCC_GetSysClockFreq+0x204>)
 80063ce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80063d0:	e0db      	b.n	800658a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063d2:	4b73      	ldr	r3, [pc, #460]	; (80065a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80063d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063d6:	e0d8      	b.n	800658a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063d8:	4b6f      	ldr	r3, [pc, #444]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063e0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063e2:	4b6d      	ldr	r3, [pc, #436]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d063      	beq.n	80064b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063ee:	4b6a      	ldr	r3, [pc, #424]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	099b      	lsrs	r3, r3, #6
 80063f4:	2200      	movs	r2, #0
 80063f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80063f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80063fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006400:	633b      	str	r3, [r7, #48]	; 0x30
 8006402:	2300      	movs	r3, #0
 8006404:	637b      	str	r3, [r7, #52]	; 0x34
 8006406:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800640a:	4622      	mov	r2, r4
 800640c:	462b      	mov	r3, r5
 800640e:	f04f 0000 	mov.w	r0, #0
 8006412:	f04f 0100 	mov.w	r1, #0
 8006416:	0159      	lsls	r1, r3, #5
 8006418:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800641c:	0150      	lsls	r0, r2, #5
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	4621      	mov	r1, r4
 8006424:	1a51      	subs	r1, r2, r1
 8006426:	6139      	str	r1, [r7, #16]
 8006428:	4629      	mov	r1, r5
 800642a:	eb63 0301 	sbc.w	r3, r3, r1
 800642e:	617b      	str	r3, [r7, #20]
 8006430:	f04f 0200 	mov.w	r2, #0
 8006434:	f04f 0300 	mov.w	r3, #0
 8006438:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800643c:	4659      	mov	r1, fp
 800643e:	018b      	lsls	r3, r1, #6
 8006440:	4651      	mov	r1, sl
 8006442:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006446:	4651      	mov	r1, sl
 8006448:	018a      	lsls	r2, r1, #6
 800644a:	4651      	mov	r1, sl
 800644c:	ebb2 0801 	subs.w	r8, r2, r1
 8006450:	4659      	mov	r1, fp
 8006452:	eb63 0901 	sbc.w	r9, r3, r1
 8006456:	f04f 0200 	mov.w	r2, #0
 800645a:	f04f 0300 	mov.w	r3, #0
 800645e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006462:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006466:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800646a:	4690      	mov	r8, r2
 800646c:	4699      	mov	r9, r3
 800646e:	4623      	mov	r3, r4
 8006470:	eb18 0303 	adds.w	r3, r8, r3
 8006474:	60bb      	str	r3, [r7, #8]
 8006476:	462b      	mov	r3, r5
 8006478:	eb49 0303 	adc.w	r3, r9, r3
 800647c:	60fb      	str	r3, [r7, #12]
 800647e:	f04f 0200 	mov.w	r2, #0
 8006482:	f04f 0300 	mov.w	r3, #0
 8006486:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800648a:	4629      	mov	r1, r5
 800648c:	024b      	lsls	r3, r1, #9
 800648e:	4621      	mov	r1, r4
 8006490:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006494:	4621      	mov	r1, r4
 8006496:	024a      	lsls	r2, r1, #9
 8006498:	4610      	mov	r0, r2
 800649a:	4619      	mov	r1, r3
 800649c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800649e:	2200      	movs	r2, #0
 80064a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80064a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80064a8:	f7f9 fefa 	bl	80002a0 <__aeabi_uldivmod>
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	4613      	mov	r3, r2
 80064b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b4:	e058      	b.n	8006568 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064b6:	4b38      	ldr	r3, [pc, #224]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	099b      	lsrs	r3, r3, #6
 80064bc:	2200      	movs	r2, #0
 80064be:	4618      	mov	r0, r3
 80064c0:	4611      	mov	r1, r2
 80064c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80064c6:	623b      	str	r3, [r7, #32]
 80064c8:	2300      	movs	r3, #0
 80064ca:	627b      	str	r3, [r7, #36]	; 0x24
 80064cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80064d0:	4642      	mov	r2, r8
 80064d2:	464b      	mov	r3, r9
 80064d4:	f04f 0000 	mov.w	r0, #0
 80064d8:	f04f 0100 	mov.w	r1, #0
 80064dc:	0159      	lsls	r1, r3, #5
 80064de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064e2:	0150      	lsls	r0, r2, #5
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4641      	mov	r1, r8
 80064ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80064ee:	4649      	mov	r1, r9
 80064f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006500:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006504:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006508:	ebb2 040a 	subs.w	r4, r2, sl
 800650c:	eb63 050b 	sbc.w	r5, r3, fp
 8006510:	f04f 0200 	mov.w	r2, #0
 8006514:	f04f 0300 	mov.w	r3, #0
 8006518:	00eb      	lsls	r3, r5, #3
 800651a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800651e:	00e2      	lsls	r2, r4, #3
 8006520:	4614      	mov	r4, r2
 8006522:	461d      	mov	r5, r3
 8006524:	4643      	mov	r3, r8
 8006526:	18e3      	adds	r3, r4, r3
 8006528:	603b      	str	r3, [r7, #0]
 800652a:	464b      	mov	r3, r9
 800652c:	eb45 0303 	adc.w	r3, r5, r3
 8006530:	607b      	str	r3, [r7, #4]
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	f04f 0300 	mov.w	r3, #0
 800653a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800653e:	4629      	mov	r1, r5
 8006540:	028b      	lsls	r3, r1, #10
 8006542:	4621      	mov	r1, r4
 8006544:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006548:	4621      	mov	r1, r4
 800654a:	028a      	lsls	r2, r1, #10
 800654c:	4610      	mov	r0, r2
 800654e:	4619      	mov	r1, r3
 8006550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006552:	2200      	movs	r2, #0
 8006554:	61bb      	str	r3, [r7, #24]
 8006556:	61fa      	str	r2, [r7, #28]
 8006558:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800655c:	f7f9 fea0 	bl	80002a0 <__aeabi_uldivmod>
 8006560:	4602      	mov	r2, r0
 8006562:	460b      	mov	r3, r1
 8006564:	4613      	mov	r3, r2
 8006566:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006568:	4b0b      	ldr	r3, [pc, #44]	; (8006598 <HAL_RCC_GetSysClockFreq+0x200>)
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	0c1b      	lsrs	r3, r3, #16
 800656e:	f003 0303 	and.w	r3, r3, #3
 8006572:	3301      	adds	r3, #1
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006578:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800657a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800657c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006580:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006582:	e002      	b.n	800658a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006584:	4b05      	ldr	r3, [pc, #20]	; (800659c <HAL_RCC_GetSysClockFreq+0x204>)
 8006586:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800658a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800658c:	4618      	mov	r0, r3
 800658e:	3750      	adds	r7, #80	; 0x50
 8006590:	46bd      	mov	sp, r7
 8006592:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006596:	bf00      	nop
 8006598:	40023800 	.word	0x40023800
 800659c:	00f42400 	.word	0x00f42400
 80065a0:	007a1200 	.word	0x007a1200

080065a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065a8:	4b03      	ldr	r3, [pc, #12]	; (80065b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80065aa:	681b      	ldr	r3, [r3, #0]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	20000108 	.word	0x20000108

080065bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065c0:	f7ff fff0 	bl	80065a4 <HAL_RCC_GetHCLKFreq>
 80065c4:	4602      	mov	r2, r0
 80065c6:	4b05      	ldr	r3, [pc, #20]	; (80065dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	0a9b      	lsrs	r3, r3, #10
 80065cc:	f003 0307 	and.w	r3, r3, #7
 80065d0:	4903      	ldr	r1, [pc, #12]	; (80065e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065d2:	5ccb      	ldrb	r3, [r1, r3]
 80065d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d8:	4618      	mov	r0, r3
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	40023800 	.word	0x40023800
 80065e0:	0800b0f0 	.word	0x0800b0f0

080065e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065e8:	f7ff ffdc 	bl	80065a4 <HAL_RCC_GetHCLKFreq>
 80065ec:	4602      	mov	r2, r0
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	0b5b      	lsrs	r3, r3, #13
 80065f4:	f003 0307 	and.w	r3, r3, #7
 80065f8:	4903      	ldr	r1, [pc, #12]	; (8006608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065fa:	5ccb      	ldrb	r3, [r1, r3]
 80065fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006600:	4618      	mov	r0, r3
 8006602:	bd80      	pop	{r7, pc}
 8006604:	40023800 	.word	0x40023800
 8006608:	0800b0f0 	.word	0x0800b0f0

0800660c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006618:	2300      	movs	r3, #0
 800661a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d10b      	bne.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006630:	2b00      	cmp	r3, #0
 8006632:	d105      	bne.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800663c:	2b00      	cmp	r3, #0
 800663e:	d075      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006640:	4b91      	ldr	r3, [pc, #580]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006642:	2200      	movs	r2, #0
 8006644:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006646:	f7fc f96f 	bl	8002928 <HAL_GetTick>
 800664a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800664c:	e008      	b.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800664e:	f7fc f96b 	bl	8002928 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e189      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006660:	4b8a      	ldr	r3, [pc, #552]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1f0      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0301 	and.w	r3, r3, #1
 8006674:	2b00      	cmp	r3, #0
 8006676:	d009      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	019a      	lsls	r2, r3, #6
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	071b      	lsls	r3, r3, #28
 8006684:	4981      	ldr	r1, [pc, #516]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01f      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006698:	4b7c      	ldr	r3, [pc, #496]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800669a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800669e:	0f1b      	lsrs	r3, r3, #28
 80066a0:	f003 0307 	and.w	r3, r3, #7
 80066a4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	019a      	lsls	r2, r3, #6
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	061b      	lsls	r3, r3, #24
 80066b2:	431a      	orrs	r2, r3
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	071b      	lsls	r3, r3, #28
 80066b8:	4974      	ldr	r1, [pc, #464]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80066c0:	4b72      	ldr	r3, [pc, #456]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066c6:	f023 021f 	bic.w	r2, r3, #31
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	3b01      	subs	r3, #1
 80066d0:	496e      	ldr	r1, [pc, #440]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00d      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	019a      	lsls	r2, r3, #6
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	061b      	lsls	r3, r3, #24
 80066f0:	431a      	orrs	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	071b      	lsls	r3, r3, #28
 80066f8:	4964      	ldr	r1, [pc, #400]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006700:	4b61      	ldr	r3, [pc, #388]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006702:	2201      	movs	r2, #1
 8006704:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006706:	f7fc f90f 	bl	8002928 <HAL_GetTick>
 800670a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800670c:	e008      	b.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800670e:	f7fc f90b 	bl	8002928 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e129      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006720:	4b5a      	ldr	r3, [pc, #360]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d0f0      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0304 	and.w	r3, r3, #4
 8006734:	2b00      	cmp	r3, #0
 8006736:	d105      	bne.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006740:	2b00      	cmp	r3, #0
 8006742:	d079      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006744:	4b52      	ldr	r3, [pc, #328]	; (8006890 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800674a:	f7fc f8ed 	bl	8002928 <HAL_GetTick>
 800674e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006750:	e008      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006752:	f7fc f8e9 	bl	8002928 <HAL_GetTick>
 8006756:	4602      	mov	r2, r0
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	2b02      	cmp	r3, #2
 800675e:	d901      	bls.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e107      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006764:	4b49      	ldr	r3, [pc, #292]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800676c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006770:	d0ef      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0304 	and.w	r3, r3, #4
 800677a:	2b00      	cmp	r3, #0
 800677c:	d020      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800677e:	4b43      	ldr	r3, [pc, #268]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006784:	0f1b      	lsrs	r3, r3, #28
 8006786:	f003 0307 	and.w	r3, r3, #7
 800678a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	019a      	lsls	r2, r3, #6
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	061b      	lsls	r3, r3, #24
 8006798:	431a      	orrs	r2, r3
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	071b      	lsls	r3, r3, #28
 800679e:	493b      	ldr	r1, [pc, #236]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80067a6:	4b39      	ldr	r3, [pc, #228]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067ac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	3b01      	subs	r3, #1
 80067b6:	021b      	lsls	r3, r3, #8
 80067b8:	4934      	ldr	r1, [pc, #208]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d01e      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80067cc:	4b2f      	ldr	r3, [pc, #188]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d2:	0e1b      	lsrs	r3, r3, #24
 80067d4:	f003 030f 	and.w	r3, r3, #15
 80067d8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	019a      	lsls	r2, r3, #6
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	061b      	lsls	r3, r3, #24
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	071b      	lsls	r3, r3, #28
 80067ec:	4927      	ldr	r1, [pc, #156]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80067f4:	4b25      	ldr	r3, [pc, #148]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006802:	4922      	ldr	r1, [pc, #136]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006804:	4313      	orrs	r3, r2
 8006806:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800680a:	4b21      	ldr	r3, [pc, #132]	; (8006890 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800680c:	2201      	movs	r2, #1
 800680e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006810:	f7fc f88a 	bl	8002928 <HAL_GetTick>
 8006814:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006816:	e008      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006818:	f7fc f886 	bl	8002928 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e0a4      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800682a:	4b18      	ldr	r3, [pc, #96]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006832:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006836:	d1ef      	bne.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0320 	and.w	r3, r3, #32
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 808b 	beq.w	800695c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006846:	2300      	movs	r3, #0
 8006848:	60fb      	str	r3, [r7, #12]
 800684a:	4b10      	ldr	r3, [pc, #64]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800684c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684e:	4a0f      	ldr	r2, [pc, #60]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006854:	6413      	str	r3, [r2, #64]	; 0x40
 8006856:	4b0d      	ldr	r3, [pc, #52]	; (800688c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800685e:	60fb      	str	r3, [r7, #12]
 8006860:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006862:	4b0c      	ldr	r3, [pc, #48]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a0b      	ldr	r2, [pc, #44]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800686c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800686e:	f7fc f85b 	bl	8002928 <HAL_GetTick>
 8006872:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006874:	e010      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006876:	f7fc f857 	bl	8002928 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	2b02      	cmp	r3, #2
 8006882:	d909      	bls.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e075      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006888:	42470068 	.word	0x42470068
 800688c:	40023800 	.word	0x40023800
 8006890:	42470070 	.word	0x42470070
 8006894:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006898:	4b38      	ldr	r3, [pc, #224]	; (800697c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0e8      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80068a4:	4b36      	ldr	r3, [pc, #216]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068ac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d02f      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d028      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80068c2:	4b2f      	ldr	r3, [pc, #188]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80068cc:	4b2d      	ldr	r3, [pc, #180]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80068d2:	4b2c      	ldr	r3, [pc, #176]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80068d8:	4a29      	ldr	r2, [pc, #164]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80068de:	4b28      	ldr	r3, [pc, #160]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d114      	bne.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80068ea:	f7fc f81d 	bl	8002928 <HAL_GetTick>
 80068ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068f0:	e00a      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068f2:	f7fc f819 	bl	8002928 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006900:	4293      	cmp	r3, r2
 8006902:	d901      	bls.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e035      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006908:	4b1d      	ldr	r3, [pc, #116]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800690a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800690c:	f003 0302 	and.w	r3, r3, #2
 8006910:	2b00      	cmp	r3, #0
 8006912:	d0ee      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800691c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006920:	d10d      	bne.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006922:	4b17      	ldr	r3, [pc, #92]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006936:	4912      	ldr	r1, [pc, #72]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006938:	4313      	orrs	r3, r2
 800693a:	608b      	str	r3, [r1, #8]
 800693c:	e005      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800693e:	4b10      	ldr	r3, [pc, #64]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	4a0f      	ldr	r2, [pc, #60]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006944:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006948:	6093      	str	r3, [r2, #8]
 800694a:	4b0d      	ldr	r3, [pc, #52]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800694c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006956:	490a      	ldr	r1, [pc, #40]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006958:	4313      	orrs	r3, r2
 800695a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2b00      	cmp	r3, #0
 8006966:	d004      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800696e:	4b06      	ldr	r3, [pc, #24]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006970:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006972:	2300      	movs	r3, #0
}
 8006974:	4618      	mov	r0, r3
 8006976:	3718      	adds	r7, #24
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	40007000 	.word	0x40007000
 8006980:	40023800 	.word	0x40023800
 8006984:	42470e40 	.word	0x42470e40
 8006988:	424711e0 	.word	0x424711e0

0800698c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e066      	b.n	8006a70 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	7f5b      	ldrb	r3, [r3, #29]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d105      	bne.n	80069b8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7fb fce6 	bl	8002384 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	22ca      	movs	r2, #202	; 0xca
 80069c4:	625a      	str	r2, [r3, #36]	; 0x24
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2253      	movs	r2, #83	; 0x53
 80069cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fbce 	bl	8007170 <RTC_EnterInitMode>
 80069d4:	4603      	mov	r3, r0
 80069d6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d12c      	bne.n	8006a38 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	6812      	ldr	r2, [r2, #0]
 80069e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80069ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069f0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	6899      	ldr	r1, [r3, #8]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	695b      	ldr	r3, [r3, #20]
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	68d2      	ldr	r2, [r2, #12]
 8006a18:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6919      	ldr	r1, [r3, #16]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	041a      	lsls	r2, r3, #16
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fbd5 	bl	80071de <RTC_ExitInitMode>
 8006a34:	4603      	mov	r3, r0
 8006a36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d113      	bne.n	8006a66 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006a4c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	699a      	ldr	r2, [r3, #24]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	22ff      	movs	r2, #255	; 0xff
 8006a6c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a78:	b590      	push	{r4, r7, lr}
 8006a7a:	b087      	sub	sp, #28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006a84:	2300      	movs	r3, #0
 8006a86:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	7f1b      	ldrb	r3, [r3, #28]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d101      	bne.n	8006a94 <HAL_RTC_SetTime+0x1c>
 8006a90:	2302      	movs	r3, #2
 8006a92:	e087      	b.n	8006ba4 <HAL_RTC_SetTime+0x12c>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2201      	movs	r2, #1
 8006a98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d126      	bne.n	8006af4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d102      	bne.n	8006aba <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 fbb2 	bl	8007228 <RTC_ByteToBcd2>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	785b      	ldrb	r3, [r3, #1]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f000 fbab 	bl	8007228 <RTC_ByteToBcd2>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ad6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	789b      	ldrb	r3, [r3, #2]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 fba3 	bl	8007228 <RTC_ByteToBcd2>
 8006ae2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ae4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	78db      	ldrb	r3, [r3, #3]
 8006aec:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]
 8006af2:	e018      	b.n	8006b26 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d102      	bne.n	8006b08 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	2200      	movs	r2, #0
 8006b06:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	785b      	ldrb	r3, [r3, #1]
 8006b12:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b14:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b1a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	78db      	ldrb	r3, [r3, #3]
 8006b20:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b22:	4313      	orrs	r3, r2
 8006b24:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	22ca      	movs	r2, #202	; 0xca
 8006b2c:	625a      	str	r2, [r3, #36]	; 0x24
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2253      	movs	r2, #83	; 0x53
 8006b34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 fb1a 	bl	8007170 <RTC_EnterInitMode>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b40:	7cfb      	ldrb	r3, [r7, #19]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d120      	bne.n	8006b88 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006b50:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006b54:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b64:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6899      	ldr	r1, [r3, #8]
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	431a      	orrs	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 fb2d 	bl	80071de <RTC_ExitInitMode>
 8006b84:	4603      	mov	r3, r0
 8006b86:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006b88:	7cfb      	ldrb	r3, [r7, #19]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d102      	bne.n	8006b94 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	22ff      	movs	r2, #255	; 0xff
 8006b9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	771a      	strb	r2, [r3, #28]

  return status;
 8006ba2:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd90      	pop	{r4, r7, pc}

08006bac <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b086      	sub	sp, #24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006bde:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006be2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	0c1b      	lsrs	r3, r3, #16
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bee:	b2da      	uxtb	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	0a1b      	lsrs	r3, r3, #8
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bfe:	b2da      	uxtb	r2, r3
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c0c:	b2da      	uxtb	r2, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	0d9b      	lsrs	r3, r3, #22
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d11a      	bne.n	8006c5e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f000 fb18 	bl	8007262 <RTC_Bcd2ToByte>
 8006c32:	4603      	mov	r3, r0
 8006c34:	461a      	mov	r2, r3
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	785b      	ldrb	r3, [r3, #1]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f000 fb0f 	bl	8007262 <RTC_Bcd2ToByte>
 8006c44:	4603      	mov	r3, r0
 8006c46:	461a      	mov	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	789b      	ldrb	r3, [r3, #2]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f000 fb06 	bl	8007262 <RTC_Bcd2ToByte>
 8006c56:	4603      	mov	r3, r0
 8006c58:	461a      	mov	r2, r3
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006c68:	b590      	push	{r4, r7, lr}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	7f1b      	ldrb	r3, [r3, #28]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d101      	bne.n	8006c84 <HAL_RTC_SetDate+0x1c>
 8006c80:	2302      	movs	r3, #2
 8006c82:	e071      	b.n	8006d68 <HAL_RTC_SetDate+0x100>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2201      	movs	r2, #1
 8006c88:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10e      	bne.n	8006cb4 <HAL_RTC_SetDate+0x4c>
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	785b      	ldrb	r3, [r3, #1]
 8006c9a:	f003 0310 	and.w	r3, r3, #16
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d008      	beq.n	8006cb4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	785b      	ldrb	r3, [r3, #1]
 8006ca6:	f023 0310 	bic.w	r3, r3, #16
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	330a      	adds	r3, #10
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d11c      	bne.n	8006cf4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	78db      	ldrb	r3, [r3, #3]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f000 fab2 	bl	8007228 <RTC_ByteToBcd2>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	785b      	ldrb	r3, [r3, #1]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 faab 	bl	8007228 <RTC_ByteToBcd2>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006cd6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	789b      	ldrb	r3, [r3, #2]
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 faa3 	bl	8007228 <RTC_ByteToBcd2>
 8006ce2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006ce4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	617b      	str	r3, [r7, #20]
 8006cf2:	e00e      	b.n	8006d12 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	78db      	ldrb	r3, [r3, #3]
 8006cf8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	785b      	ldrb	r3, [r3, #1]
 8006cfe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d00:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006d02:	68ba      	ldr	r2, [r7, #8]
 8006d04:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d06:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	22ca      	movs	r2, #202	; 0xca
 8006d18:	625a      	str	r2, [r3, #36]	; 0x24
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2253      	movs	r2, #83	; 0x53
 8006d20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f000 fa24 	bl	8007170 <RTC_EnterInitMode>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006d2c:	7cfb      	ldrb	r3, [r7, #19]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10c      	bne.n	8006d4c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006d3c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d40:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f000 fa4b 	bl	80071de <RTC_ExitInitMode>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006d4c:	7cfb      	ldrb	r3, [r7, #19]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d102      	bne.n	8006d58 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2201      	movs	r2, #1
 8006d56:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	22ff      	movs	r2, #255	; 0xff
 8006d5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	771a      	strb	r2, [r3, #28]

  return status;
 8006d66:	7cfb      	ldrb	r3, [r7, #19]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	371c      	adds	r7, #28
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd90      	pop	{r4, r7, pc}

08006d70 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006d8a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d8e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	0c1b      	lsrs	r3, r3, #16
 8006d94:	b2da      	uxtb	r2, r3
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	0a1b      	lsrs	r3, r3, #8
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	f003 031f 	and.w	r3, r3, #31
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	0b5b      	lsrs	r3, r3, #13
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	f003 0307 	and.w	r3, r3, #7
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d11a      	bne.n	8006e04 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	78db      	ldrb	r3, [r3, #3]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 fa45 	bl	8007262 <RTC_Bcd2ToByte>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	461a      	mov	r2, r3
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	785b      	ldrb	r3, [r3, #1]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 fa3c 	bl	8007262 <RTC_Bcd2ToByte>
 8006dea:	4603      	mov	r3, r0
 8006dec:	461a      	mov	r2, r3
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	789b      	ldrb	r3, [r3, #2]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f000 fa33 	bl	8007262 <RTC_Bcd2ToByte>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	461a      	mov	r2, r3
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3718      	adds	r7, #24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006e10:	b590      	push	{r4, r7, lr}
 8006e12:	b089      	sub	sp, #36	; 0x24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006e1c:	4b9a      	ldr	r3, [pc, #616]	; (8007088 <HAL_RTC_SetAlarm_IT+0x278>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a9a      	ldr	r2, [pc, #616]	; (800708c <HAL_RTC_SetAlarm_IT+0x27c>)
 8006e22:	fba2 2303 	umull	r2, r3, r2, r3
 8006e26:	0adb      	lsrs	r3, r3, #11
 8006e28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e2c:	fb02 f303 	mul.w	r3, r2, r3
 8006e30:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8006e32:	2300      	movs	r3, #0
 8006e34:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	7f1b      	ldrb	r3, [r3, #28]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d101      	bne.n	8006e46 <HAL_RTC_SetAlarm_IT+0x36>
 8006e42:	2302      	movs	r3, #2
 8006e44:	e11c      	b.n	8007080 <HAL_RTC_SetAlarm_IT+0x270>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d137      	bne.n	8006ec8 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d102      	bne.n	8006e6c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f000 f9d9 	bl	8007228 <RTC_ByteToBcd2>
 8006e76:	4603      	mov	r3, r0
 8006e78:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	785b      	ldrb	r3, [r3, #1]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 f9d2 	bl	8007228 <RTC_ByteToBcd2>
 8006e84:	4603      	mov	r3, r0
 8006e86:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006e88:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	789b      	ldrb	r3, [r3, #2]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 f9ca 	bl	8007228 <RTC_ByteToBcd2>
 8006e94:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e96:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	78db      	ldrb	r3, [r3, #3]
 8006e9e:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006ea0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f000 f9bc 	bl	8007228 <RTC_ByteToBcd2>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006eb4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006ebc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	e023      	b.n	8006f10 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d102      	bne.n	8006edc <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	785b      	ldrb	r3, [r3, #1]
 8006ee6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006ee8:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006eee:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	78db      	ldrb	r3, [r3, #3]
 8006ef4:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006ef6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006efe:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006f00:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006f06:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	22ca      	movs	r2, #202	; 0xca
 8006f22:	625a      	str	r2, [r3, #36]	; 0x24
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2253      	movs	r2, #83	; 0x53
 8006f2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f34:	d141      	bne.n	8006fba <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689a      	ldr	r2, [r3, #8]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f44:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	b2da      	uxtb	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006f56:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	1e5a      	subs	r2, r3, #1
 8006f5c:	617a      	str	r2, [r7, #20]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10b      	bne.n	8006f7a <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	22ff      	movs	r2, #255	; 0xff
 8006f68:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2203      	movs	r2, #3
 8006f6e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e082      	b.n	8007080 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	f003 0301 	and.w	r3, r3, #1
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0e7      	beq.n	8006f58 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	69fa      	ldr	r2, [r7, #28]
 8006f8e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689a      	ldr	r2, [r3, #8]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689a      	ldr	r2, [r3, #8]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006fb6:	609a      	str	r2, [r3, #8]
 8006fb8:	e04b      	b.n	8007052 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689a      	ldr	r2, [r3, #8]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006fc8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	b2da      	uxtb	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006fda:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006fdc:	4b2a      	ldr	r3, [pc, #168]	; (8007088 <HAL_RTC_SetAlarm_IT+0x278>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a2a      	ldr	r2, [pc, #168]	; (800708c <HAL_RTC_SetAlarm_IT+0x27c>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	0adb      	lsrs	r3, r3, #11
 8006fe8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006fec:	fb02 f303 	mul.w	r3, r2, r3
 8006ff0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	1e5a      	subs	r2, r3, #1
 8006ff6:	617a      	str	r2, [r7, #20]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10b      	bne.n	8007014 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	22ff      	movs	r2, #255	; 0xff
 8007002:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2203      	movs	r2, #3
 8007008:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e035      	b.n	8007080 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0e7      	beq.n	8006ff2 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	69fa      	ldr	r2, [r7, #28]
 8007028:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007040:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007050:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007052:	4b0f      	ldr	r3, [pc, #60]	; (8007090 <HAL_RTC_SetAlarm_IT+0x280>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a0e      	ldr	r2, [pc, #56]	; (8007090 <HAL_RTC_SetAlarm_IT+0x280>)
 8007058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800705c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800705e:	4b0c      	ldr	r3, [pc, #48]	; (8007090 <HAL_RTC_SetAlarm_IT+0x280>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	4a0b      	ldr	r2, [pc, #44]	; (8007090 <HAL_RTC_SetAlarm_IT+0x280>)
 8007064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007068:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	22ff      	movs	r2, #255	; 0xff
 8007070:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2201      	movs	r2, #1
 8007076:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3724      	adds	r7, #36	; 0x24
 8007084:	46bd      	mov	sp, r7
 8007086:	bd90      	pop	{r4, r7, pc}
 8007088:	20000108 	.word	0x20000108
 800708c:	10624dd3 	.word	0x10624dd3
 8007090:	40013c00 	.word	0x40013c00

08007094 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d012      	beq.n	80070d0 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00b      	beq.n	80070d0 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7fa f8a1 	bl	8001200 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80070ce:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d012      	beq.n	8007104 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00b      	beq.n	8007104 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f8d4 	bl	800729a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007102:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007104:	4b05      	ldr	r3, [pc, #20]	; (800711c <HAL_RTC_AlarmIRQHandler+0x88>)
 8007106:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800710a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	775a      	strb	r2, [r3, #29]
}
 8007112:	bf00      	nop
 8007114:	3708      	adds	r7, #8
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	40013c00 	.word	0x40013c00

08007120 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007128:	2300      	movs	r3, #0
 800712a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68da      	ldr	r2, [r3, #12]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800713a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800713c:	f7fb fbf4 	bl	8002928 <HAL_GetTick>
 8007140:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007142:	e009      	b.n	8007158 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007144:	f7fb fbf0 	bl	8002928 <HAL_GetTick>
 8007148:	4602      	mov	r2, r0
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	1ad3      	subs	r3, r2, r3
 800714e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007152:	d901      	bls.n	8007158 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e007      	b.n	8007168 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0ee      	beq.n	8007144 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800717c:	2300      	movs	r3, #0
 800717e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800718a:	2b00      	cmp	r3, #0
 800718c:	d122      	bne.n	80071d4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68da      	ldr	r2, [r3, #12]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800719c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800719e:	f7fb fbc3 	bl	8002928 <HAL_GetTick>
 80071a2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071a4:	e00c      	b.n	80071c0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071a6:	f7fb fbbf 	bl	8002928 <HAL_GetTick>
 80071aa:	4602      	mov	r2, r0
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	1ad3      	subs	r3, r2, r3
 80071b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071b4:	d904      	bls.n	80071c0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2204      	movs	r2, #4
 80071ba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d102      	bne.n	80071d4 <RTC_EnterInitMode+0x64>
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d1e8      	bne.n	80071a6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b084      	sub	sp, #16
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071e6:	2300      	movs	r3, #0
 80071e8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68da      	ldr	r2, [r3, #12]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071f8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f003 0320 	and.w	r3, r3, #32
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10a      	bne.n	800721e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7ff ff89 	bl	8007120 <HAL_RTC_WaitForSynchro>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d004      	beq.n	800721e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2204      	movs	r2, #4
 8007218:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800721e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	4603      	mov	r3, r0
 8007230:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8007236:	e005      	b.n	8007244 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007238:	7bfb      	ldrb	r3, [r7, #15]
 800723a:	3301      	adds	r3, #1
 800723c:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800723e:	79fb      	ldrb	r3, [r7, #7]
 8007240:	3b0a      	subs	r3, #10
 8007242:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007244:	79fb      	ldrb	r3, [r7, #7]
 8007246:	2b09      	cmp	r3, #9
 8007248:	d8f6      	bhi.n	8007238 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800724a:	7bfb      	ldrb	r3, [r7, #15]
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	b2da      	uxtb	r2, r3
 8007250:	79fb      	ldrb	r3, [r7, #7]
 8007252:	4313      	orrs	r3, r2
 8007254:	b2db      	uxtb	r3, r3
}
 8007256:	4618      	mov	r0, r3
 8007258:	3714      	adds	r7, #20
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr

08007262 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007262:	b480      	push	{r7}
 8007264:	b085      	sub	sp, #20
 8007266:	af00      	add	r7, sp, #0
 8007268:	4603      	mov	r3, r0
 800726a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007270:	79fb      	ldrb	r3, [r7, #7]
 8007272:	091b      	lsrs	r3, r3, #4
 8007274:	b2db      	uxtb	r3, r3
 8007276:	461a      	mov	r2, r3
 8007278:	0092      	lsls	r2, r2, #2
 800727a:	4413      	add	r3, r2
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8007280:	79fb      	ldrb	r3, [r7, #7]
 8007282:	f003 030f 	and.w	r3, r3, #15
 8007286:	b2da      	uxtb	r2, r3
 8007288:	7bfb      	ldrb	r3, [r7, #15]
 800728a:	4413      	add	r3, r2
 800728c:	b2db      	uxtb	r3, r3
}
 800728e:	4618      	mov	r0, r3
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800729a:	b480      	push	{r7}
 800729c:	b083      	sub	sp, #12
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80072a2:	bf00      	nop
 80072a4:	370c      	adds	r7, #12
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b082      	sub	sp, #8
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e041      	b.n	8007344 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d106      	bne.n	80072da <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7fb f87f 	bl	80023d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2202      	movs	r2, #2
 80072de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3304      	adds	r3, #4
 80072ea:	4619      	mov	r1, r3
 80072ec:	4610      	mov	r0, r2
 80072ee:	f000 fd17 	bl	8007d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2201      	movs	r2, #1
 8007326:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b01      	cmp	r3, #1
 800735e:	d001      	beq.n	8007364 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e04e      	b.n	8007402 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2202      	movs	r2, #2
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68da      	ldr	r2, [r3, #12]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0201 	orr.w	r2, r2, #1
 800737a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a23      	ldr	r2, [pc, #140]	; (8007410 <HAL_TIM_Base_Start_IT+0xc4>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d022      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800738e:	d01d      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a1f      	ldr	r2, [pc, #124]	; (8007414 <HAL_TIM_Base_Start_IT+0xc8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d018      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a1e      	ldr	r2, [pc, #120]	; (8007418 <HAL_TIM_Base_Start_IT+0xcc>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d013      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a1c      	ldr	r2, [pc, #112]	; (800741c <HAL_TIM_Base_Start_IT+0xd0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d00e      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1b      	ldr	r2, [pc, #108]	; (8007420 <HAL_TIM_Base_Start_IT+0xd4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d009      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a19      	ldr	r2, [pc, #100]	; (8007424 <HAL_TIM_Base_Start_IT+0xd8>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d004      	beq.n	80073cc <HAL_TIM_Base_Start_IT+0x80>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a18      	ldr	r2, [pc, #96]	; (8007428 <HAL_TIM_Base_Start_IT+0xdc>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d111      	bne.n	80073f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f003 0307 	and.w	r3, r3, #7
 80073d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2b06      	cmp	r3, #6
 80073dc:	d010      	beq.n	8007400 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f042 0201 	orr.w	r2, r2, #1
 80073ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ee:	e007      	b.n	8007400 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f042 0201 	orr.w	r2, r2, #1
 80073fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40010000 	.word	0x40010000
 8007414:	40000400 	.word	0x40000400
 8007418:	40000800 	.word	0x40000800
 800741c:	40000c00 	.word	0x40000c00
 8007420:	40010400 	.word	0x40010400
 8007424:	40014000 	.word	0x40014000
 8007428:	40001800 	.word	0x40001800

0800742c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f022 0201 	bic.w	r2, r2, #1
 8007442:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	6a1a      	ldr	r2, [r3, #32]
 800744a:	f241 1311 	movw	r3, #4369	; 0x1111
 800744e:	4013      	ands	r3, r2
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10f      	bne.n	8007474 <HAL_TIM_Base_Stop_IT+0x48>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6a1a      	ldr	r2, [r3, #32]
 800745a:	f240 4344 	movw	r3, #1092	; 0x444
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d107      	bne.n	8007474 <HAL_TIM_Base_Stop_IT+0x48>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0201 	bic.w	r2, r2, #1
 8007472:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b082      	sub	sp, #8
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e041      	b.n	8007520 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d106      	bne.n	80074b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f839 	bl	8007528 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2202      	movs	r2, #2
 80074ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	3304      	adds	r3, #4
 80074c6:	4619      	mov	r1, r3
 80074c8:	4610      	mov	r0, r2
 80074ca:	f000 fc29 	bl	8007d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2201      	movs	r2, #1
 8007502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3708      	adds	r7, #8
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d109      	bne.n	8007560 <HAL_TIM_PWM_Start+0x24>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b01      	cmp	r3, #1
 8007556:	bf14      	ite	ne
 8007558:	2301      	movne	r3, #1
 800755a:	2300      	moveq	r3, #0
 800755c:	b2db      	uxtb	r3, r3
 800755e:	e022      	b.n	80075a6 <HAL_TIM_PWM_Start+0x6a>
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b04      	cmp	r3, #4
 8007564:	d109      	bne.n	800757a <HAL_TIM_PWM_Start+0x3e>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800756c:	b2db      	uxtb	r3, r3
 800756e:	2b01      	cmp	r3, #1
 8007570:	bf14      	ite	ne
 8007572:	2301      	movne	r3, #1
 8007574:	2300      	moveq	r3, #0
 8007576:	b2db      	uxtb	r3, r3
 8007578:	e015      	b.n	80075a6 <HAL_TIM_PWM_Start+0x6a>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	2b08      	cmp	r3, #8
 800757e:	d109      	bne.n	8007594 <HAL_TIM_PWM_Start+0x58>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007586:	b2db      	uxtb	r3, r3
 8007588:	2b01      	cmp	r3, #1
 800758a:	bf14      	ite	ne
 800758c:	2301      	movne	r3, #1
 800758e:	2300      	moveq	r3, #0
 8007590:	b2db      	uxtb	r3, r3
 8007592:	e008      	b.n	80075a6 <HAL_TIM_PWM_Start+0x6a>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b01      	cmp	r3, #1
 800759e:	bf14      	ite	ne
 80075a0:	2301      	movne	r3, #1
 80075a2:	2300      	moveq	r3, #0
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e07c      	b.n	80076a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d104      	bne.n	80075be <HAL_TIM_PWM_Start+0x82>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075bc:	e013      	b.n	80075e6 <HAL_TIM_PWM_Start+0xaa>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d104      	bne.n	80075ce <HAL_TIM_PWM_Start+0x92>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075cc:	e00b      	b.n	80075e6 <HAL_TIM_PWM_Start+0xaa>
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d104      	bne.n	80075de <HAL_TIM_PWM_Start+0xa2>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2202      	movs	r2, #2
 80075d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075dc:	e003      	b.n	80075e6 <HAL_TIM_PWM_Start+0xaa>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2202      	movs	r2, #2
 80075e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2201      	movs	r2, #1
 80075ec:	6839      	ldr	r1, [r7, #0]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 fe80 	bl	80082f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a2d      	ldr	r2, [pc, #180]	; (80076b0 <HAL_TIM_PWM_Start+0x174>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d004      	beq.n	8007608 <HAL_TIM_PWM_Start+0xcc>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a2c      	ldr	r2, [pc, #176]	; (80076b4 <HAL_TIM_PWM_Start+0x178>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d101      	bne.n	800760c <HAL_TIM_PWM_Start+0xd0>
 8007608:	2301      	movs	r3, #1
 800760a:	e000      	b.n	800760e <HAL_TIM_PWM_Start+0xd2>
 800760c:	2300      	movs	r3, #0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d007      	beq.n	8007622 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007620:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a22      	ldr	r2, [pc, #136]	; (80076b0 <HAL_TIM_PWM_Start+0x174>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d022      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007634:	d01d      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a1f      	ldr	r2, [pc, #124]	; (80076b8 <HAL_TIM_PWM_Start+0x17c>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d018      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a1d      	ldr	r2, [pc, #116]	; (80076bc <HAL_TIM_PWM_Start+0x180>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d013      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a1c      	ldr	r2, [pc, #112]	; (80076c0 <HAL_TIM_PWM_Start+0x184>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d00e      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a16      	ldr	r2, [pc, #88]	; (80076b4 <HAL_TIM_PWM_Start+0x178>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d009      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <HAL_TIM_PWM_Start+0x188>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d004      	beq.n	8007672 <HAL_TIM_PWM_Start+0x136>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a16      	ldr	r2, [pc, #88]	; (80076c8 <HAL_TIM_PWM_Start+0x18c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d111      	bne.n	8007696 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2b06      	cmp	r3, #6
 8007682:	d010      	beq.n	80076a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f042 0201 	orr.w	r2, r2, #1
 8007692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007694:	e007      	b.n	80076a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f042 0201 	orr.w	r2, r2, #1
 80076a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3710      	adds	r7, #16
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}
 80076b0:	40010000 	.word	0x40010000
 80076b4:	40010400 	.word	0x40010400
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800
 80076c0:	40000c00 	.word	0x40000c00
 80076c4:	40014000 	.word	0x40014000
 80076c8:	40001800 	.word	0x40001800

080076cc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2200      	movs	r2, #0
 80076dc:	6839      	ldr	r1, [r7, #0]
 80076de:	4618      	mov	r0, r3
 80076e0:	f000 fe08 	bl	80082f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a2e      	ldr	r2, [pc, #184]	; (80077a4 <HAL_TIM_PWM_Stop+0xd8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d004      	beq.n	80076f8 <HAL_TIM_PWM_Stop+0x2c>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a2d      	ldr	r2, [pc, #180]	; (80077a8 <HAL_TIM_PWM_Stop+0xdc>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d101      	bne.n	80076fc <HAL_TIM_PWM_Stop+0x30>
 80076f8:	2301      	movs	r3, #1
 80076fa:	e000      	b.n	80076fe <HAL_TIM_PWM_Stop+0x32>
 80076fc:	2300      	movs	r3, #0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d017      	beq.n	8007732 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6a1a      	ldr	r2, [r3, #32]
 8007708:	f241 1311 	movw	r3, #4369	; 0x1111
 800770c:	4013      	ands	r3, r2
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10f      	bne.n	8007732 <HAL_TIM_PWM_Stop+0x66>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	6a1a      	ldr	r2, [r3, #32]
 8007718:	f240 4344 	movw	r3, #1092	; 0x444
 800771c:	4013      	ands	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <HAL_TIM_PWM_Stop+0x66>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007730:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6a1a      	ldr	r2, [r3, #32]
 8007738:	f241 1311 	movw	r3, #4369	; 0x1111
 800773c:	4013      	ands	r3, r2
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10f      	bne.n	8007762 <HAL_TIM_PWM_Stop+0x96>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	6a1a      	ldr	r2, [r3, #32]
 8007748:	f240 4344 	movw	r3, #1092	; 0x444
 800774c:	4013      	ands	r3, r2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d107      	bne.n	8007762 <HAL_TIM_PWM_Stop+0x96>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0201 	bic.w	r2, r2, #1
 8007760:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d104      	bne.n	8007772 <HAL_TIM_PWM_Stop+0xa6>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007770:	e013      	b.n	800779a <HAL_TIM_PWM_Stop+0xce>
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	2b04      	cmp	r3, #4
 8007776:	d104      	bne.n	8007782 <HAL_TIM_PWM_Stop+0xb6>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007780:	e00b      	b.n	800779a <HAL_TIM_PWM_Stop+0xce>
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b08      	cmp	r3, #8
 8007786:	d104      	bne.n	8007792 <HAL_TIM_PWM_Stop+0xc6>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007790:	e003      	b.n	800779a <HAL_TIM_PWM_Stop+0xce>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2201      	movs	r2, #1
 8007796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3708      	adds	r7, #8
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	40010000 	.word	0x40010000
 80077a8:	40010400 	.word	0x40010400

080077ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	f003 0302 	and.w	r3, r3, #2
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d122      	bne.n	8007808 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	d11b      	bne.n	8007808 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f06f 0202 	mvn.w	r2, #2
 80077d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2201      	movs	r2, #1
 80077de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	f003 0303 	and.w	r3, r3, #3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fa77 	bl	8007ce2 <HAL_TIM_IC_CaptureCallback>
 80077f4:	e005      	b.n	8007802 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fa69 	bl	8007cce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fa7a 	bl	8007cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b04      	cmp	r3, #4
 8007814:	d122      	bne.n	800785c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f003 0304 	and.w	r3, r3, #4
 8007820:	2b04      	cmp	r3, #4
 8007822:	d11b      	bne.n	800785c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f06f 0204 	mvn.w	r2, #4
 800782c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2202      	movs	r2, #2
 8007832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fa4d 	bl	8007ce2 <HAL_TIM_IC_CaptureCallback>
 8007848:	e005      	b.n	8007856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fa3f 	bl	8007cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 fa50 	bl	8007cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	f003 0308 	and.w	r3, r3, #8
 8007866:	2b08      	cmp	r3, #8
 8007868:	d122      	bne.n	80078b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	f003 0308 	and.w	r3, r3, #8
 8007874:	2b08      	cmp	r3, #8
 8007876:	d11b      	bne.n	80078b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f06f 0208 	mvn.w	r2, #8
 8007880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2204      	movs	r2, #4
 8007886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	69db      	ldr	r3, [r3, #28]
 800788e:	f003 0303 	and.w	r3, r3, #3
 8007892:	2b00      	cmp	r3, #0
 8007894:	d003      	beq.n	800789e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fa23 	bl	8007ce2 <HAL_TIM_IC_CaptureCallback>
 800789c:	e005      	b.n	80078aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 fa15 	bl	8007cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 fa26 	bl	8007cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	f003 0310 	and.w	r3, r3, #16
 80078ba:	2b10      	cmp	r3, #16
 80078bc:	d122      	bne.n	8007904 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	f003 0310 	and.w	r3, r3, #16
 80078c8:	2b10      	cmp	r3, #16
 80078ca:	d11b      	bne.n	8007904 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f06f 0210 	mvn.w	r2, #16
 80078d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2208      	movs	r2, #8
 80078da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d003      	beq.n	80078f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f9f9 	bl	8007ce2 <HAL_TIM_IC_CaptureCallback>
 80078f0:	e005      	b.n	80078fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f9eb 	bl	8007cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f9fc 	bl	8007cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b01      	cmp	r3, #1
 8007910:	d10e      	bne.n	8007930 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	f003 0301 	and.w	r3, r3, #1
 800791c:	2b01      	cmp	r3, #1
 800791e:	d107      	bne.n	8007930 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f06f 0201 	mvn.w	r2, #1
 8007928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7f9 fc8c 	bl	8001248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800793a:	2b80      	cmp	r3, #128	; 0x80
 800793c:	d10e      	bne.n	800795c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007948:	2b80      	cmp	r3, #128	; 0x80
 800794a:	d107      	bne.n	800795c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 fd78 	bl	800844c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007966:	2b40      	cmp	r3, #64	; 0x40
 8007968:	d10e      	bne.n	8007988 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007974:	2b40      	cmp	r3, #64	; 0x40
 8007976:	d107      	bne.n	8007988 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 f9c1 	bl	8007d0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0320 	and.w	r3, r3, #32
 8007992:	2b20      	cmp	r3, #32
 8007994:	d10e      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f003 0320 	and.w	r3, r3, #32
 80079a0:	2b20      	cmp	r3, #32
 80079a2:	d107      	bne.n	80079b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f06f 0220 	mvn.w	r2, #32
 80079ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fd42 	bl	8008438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079b4:	bf00      	nop
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d101      	bne.n	80079da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e0ae      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b0c      	cmp	r3, #12
 80079e6:	f200 809f 	bhi.w	8007b28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80079ea:	a201      	add	r2, pc, #4	; (adr r2, 80079f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f0:	08007a25 	.word	0x08007a25
 80079f4:	08007b29 	.word	0x08007b29
 80079f8:	08007b29 	.word	0x08007b29
 80079fc:	08007b29 	.word	0x08007b29
 8007a00:	08007a65 	.word	0x08007a65
 8007a04:	08007b29 	.word	0x08007b29
 8007a08:	08007b29 	.word	0x08007b29
 8007a0c:	08007b29 	.word	0x08007b29
 8007a10:	08007aa7 	.word	0x08007aa7
 8007a14:	08007b29 	.word	0x08007b29
 8007a18:	08007b29 	.word	0x08007b29
 8007a1c:	08007b29 	.word	0x08007b29
 8007a20:	08007ae7 	.word	0x08007ae7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68b9      	ldr	r1, [r7, #8]
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fa18 	bl	8007e60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	699a      	ldr	r2, [r3, #24]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f042 0208 	orr.w	r2, r2, #8
 8007a3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	699a      	ldr	r2, [r3, #24]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f022 0204 	bic.w	r2, r2, #4
 8007a4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6999      	ldr	r1, [r3, #24]
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	691a      	ldr	r2, [r3, #16]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	619a      	str	r2, [r3, #24]
      break;
 8007a62:	e064      	b.n	8007b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68b9      	ldr	r1, [r7, #8]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 fa68 	bl	8007f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699a      	ldr	r2, [r3, #24]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	699a      	ldr	r2, [r3, #24]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	6999      	ldr	r1, [r3, #24]
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	021a      	lsls	r2, r3, #8
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	430a      	orrs	r2, r1
 8007aa2:	619a      	str	r2, [r3, #24]
      break;
 8007aa4:	e043      	b.n	8007b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68b9      	ldr	r1, [r7, #8]
 8007aac:	4618      	mov	r0, r3
 8007aae:	f000 fabd 	bl	800802c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	69da      	ldr	r2, [r3, #28]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f042 0208 	orr.w	r2, r2, #8
 8007ac0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	69da      	ldr	r2, [r3, #28]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f022 0204 	bic.w	r2, r2, #4
 8007ad0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	69d9      	ldr	r1, [r3, #28]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	691a      	ldr	r2, [r3, #16]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	61da      	str	r2, [r3, #28]
      break;
 8007ae4:	e023      	b.n	8007b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68b9      	ldr	r1, [r7, #8]
 8007aec:	4618      	mov	r0, r3
 8007aee:	f000 fb11 	bl	8008114 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	69da      	ldr	r2, [r3, #28]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69da      	ldr	r2, [r3, #28]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69d9      	ldr	r1, [r3, #28]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	021a      	lsls	r2, r3, #8
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	61da      	str	r2, [r3, #28]
      break;
 8007b26:	e002      	b.n	8007b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3718      	adds	r7, #24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d101      	bne.n	8007b5c <HAL_TIM_ConfigClockSource+0x1c>
 8007b58:	2302      	movs	r3, #2
 8007b5a:	e0b4      	b.n	8007cc6 <HAL_TIM_ConfigClockSource+0x186>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2202      	movs	r2, #2
 8007b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b94:	d03e      	beq.n	8007c14 <HAL_TIM_ConfigClockSource+0xd4>
 8007b96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b9a:	f200 8087 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ba2:	f000 8086 	beq.w	8007cb2 <HAL_TIM_ConfigClockSource+0x172>
 8007ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007baa:	d87f      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bac:	2b70      	cmp	r3, #112	; 0x70
 8007bae:	d01a      	beq.n	8007be6 <HAL_TIM_ConfigClockSource+0xa6>
 8007bb0:	2b70      	cmp	r3, #112	; 0x70
 8007bb2:	d87b      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bb4:	2b60      	cmp	r3, #96	; 0x60
 8007bb6:	d050      	beq.n	8007c5a <HAL_TIM_ConfigClockSource+0x11a>
 8007bb8:	2b60      	cmp	r3, #96	; 0x60
 8007bba:	d877      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bbc:	2b50      	cmp	r3, #80	; 0x50
 8007bbe:	d03c      	beq.n	8007c3a <HAL_TIM_ConfigClockSource+0xfa>
 8007bc0:	2b50      	cmp	r3, #80	; 0x50
 8007bc2:	d873      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bc4:	2b40      	cmp	r3, #64	; 0x40
 8007bc6:	d058      	beq.n	8007c7a <HAL_TIM_ConfigClockSource+0x13a>
 8007bc8:	2b40      	cmp	r3, #64	; 0x40
 8007bca:	d86f      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bcc:	2b30      	cmp	r3, #48	; 0x30
 8007bce:	d064      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x15a>
 8007bd0:	2b30      	cmp	r3, #48	; 0x30
 8007bd2:	d86b      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d060      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x15a>
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	d867      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d05c      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x15a>
 8007be0:	2b10      	cmp	r3, #16
 8007be2:	d05a      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x15a>
 8007be4:	e062      	b.n	8007cac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6899      	ldr	r1, [r3, #8]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	f000 fb5d 	bl	80082b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	609a      	str	r2, [r3, #8]
      break;
 8007c12:	e04f      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6818      	ldr	r0, [r3, #0]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	6899      	ldr	r1, [r3, #8]
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f000 fb46 	bl	80082b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689a      	ldr	r2, [r3, #8]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c36:	609a      	str	r2, [r3, #8]
      break;
 8007c38:	e03c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6818      	ldr	r0, [r3, #0]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	6859      	ldr	r1, [r3, #4]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	461a      	mov	r2, r3
 8007c48:	f000 faba 	bl	80081c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2150      	movs	r1, #80	; 0x50
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 fb13 	bl	800827e <TIM_ITRx_SetConfig>
      break;
 8007c58:	e02c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6818      	ldr	r0, [r3, #0]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	6859      	ldr	r1, [r3, #4]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f000 fad9 	bl	800821e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2160      	movs	r1, #96	; 0x60
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 fb03 	bl	800827e <TIM_ITRx_SetConfig>
      break;
 8007c78:	e01c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6818      	ldr	r0, [r3, #0]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	6859      	ldr	r1, [r3, #4]
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	461a      	mov	r2, r3
 8007c88:	f000 fa9a 	bl	80081c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2140      	movs	r1, #64	; 0x40
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 faf3 	bl	800827e <TIM_ITRx_SetConfig>
      break;
 8007c98:	e00c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	f000 faea 	bl	800827e <TIM_ITRx_SetConfig>
      break;
 8007caa:	e003      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb0:	e000      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007cb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	b083      	sub	sp, #12
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cd6:	bf00      	nop
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b083      	sub	sp, #12
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cea:	bf00      	nop
 8007cec:	370c      	adds	r7, #12
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr

08007cf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cf6:	b480      	push	{r7}
 8007cf8:	b083      	sub	sp, #12
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007cfe:	bf00      	nop
 8007d00:	370c      	adds	r7, #12
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr

08007d0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d0a:	b480      	push	{r7}
 8007d0c:	b083      	sub	sp, #12
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d12:	bf00      	nop
 8007d14:	370c      	adds	r7, #12
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
	...

08007d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4a40      	ldr	r2, [pc, #256]	; (8007e34 <TIM_Base_SetConfig+0x114>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d013      	beq.n	8007d60 <TIM_Base_SetConfig+0x40>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d3e:	d00f      	beq.n	8007d60 <TIM_Base_SetConfig+0x40>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a3d      	ldr	r2, [pc, #244]	; (8007e38 <TIM_Base_SetConfig+0x118>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d00b      	beq.n	8007d60 <TIM_Base_SetConfig+0x40>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a3c      	ldr	r2, [pc, #240]	; (8007e3c <TIM_Base_SetConfig+0x11c>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d007      	beq.n	8007d60 <TIM_Base_SetConfig+0x40>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a3b      	ldr	r2, [pc, #236]	; (8007e40 <TIM_Base_SetConfig+0x120>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d003      	beq.n	8007d60 <TIM_Base_SetConfig+0x40>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a3a      	ldr	r2, [pc, #232]	; (8007e44 <TIM_Base_SetConfig+0x124>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d108      	bne.n	8007d72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a2f      	ldr	r2, [pc, #188]	; (8007e34 <TIM_Base_SetConfig+0x114>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d02b      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d80:	d027      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a2c      	ldr	r2, [pc, #176]	; (8007e38 <TIM_Base_SetConfig+0x118>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d023      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a2b      	ldr	r2, [pc, #172]	; (8007e3c <TIM_Base_SetConfig+0x11c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d01f      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a2a      	ldr	r2, [pc, #168]	; (8007e40 <TIM_Base_SetConfig+0x120>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d01b      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a29      	ldr	r2, [pc, #164]	; (8007e44 <TIM_Base_SetConfig+0x124>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d017      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a28      	ldr	r2, [pc, #160]	; (8007e48 <TIM_Base_SetConfig+0x128>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d013      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a27      	ldr	r2, [pc, #156]	; (8007e4c <TIM_Base_SetConfig+0x12c>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d00f      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a26      	ldr	r2, [pc, #152]	; (8007e50 <TIM_Base_SetConfig+0x130>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d00b      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a25      	ldr	r2, [pc, #148]	; (8007e54 <TIM_Base_SetConfig+0x134>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d007      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a24      	ldr	r2, [pc, #144]	; (8007e58 <TIM_Base_SetConfig+0x138>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d003      	beq.n	8007dd2 <TIM_Base_SetConfig+0xb2>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a23      	ldr	r2, [pc, #140]	; (8007e5c <TIM_Base_SetConfig+0x13c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d108      	bne.n	8007de4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	4313      	orrs	r3, r2
 8007de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	695b      	ldr	r3, [r3, #20]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	689a      	ldr	r2, [r3, #8]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a0a      	ldr	r2, [pc, #40]	; (8007e34 <TIM_Base_SetConfig+0x114>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d003      	beq.n	8007e18 <TIM_Base_SetConfig+0xf8>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a0c      	ldr	r2, [pc, #48]	; (8007e44 <TIM_Base_SetConfig+0x124>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d103      	bne.n	8007e20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	691a      	ldr	r2, [r3, #16]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	615a      	str	r2, [r3, #20]
}
 8007e26:	bf00      	nop
 8007e28:	3714      	adds	r7, #20
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	40010000 	.word	0x40010000
 8007e38:	40000400 	.word	0x40000400
 8007e3c:	40000800 	.word	0x40000800
 8007e40:	40000c00 	.word	0x40000c00
 8007e44:	40010400 	.word	0x40010400
 8007e48:	40014000 	.word	0x40014000
 8007e4c:	40014400 	.word	0x40014400
 8007e50:	40014800 	.word	0x40014800
 8007e54:	40001800 	.word	0x40001800
 8007e58:	40001c00 	.word	0x40001c00
 8007e5c:	40002000 	.word	0x40002000

08007e60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	f023 0201 	bic.w	r2, r3, #1
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	699b      	ldr	r3, [r3, #24]
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0303 	bic.w	r3, r3, #3
 8007e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68fa      	ldr	r2, [r7, #12]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f023 0302 	bic.w	r3, r3, #2
 8007ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a20      	ldr	r2, [pc, #128]	; (8007f38 <TIM_OC1_SetConfig+0xd8>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d003      	beq.n	8007ec4 <TIM_OC1_SetConfig+0x64>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a1f      	ldr	r2, [pc, #124]	; (8007f3c <TIM_OC1_SetConfig+0xdc>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d10c      	bne.n	8007ede <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f023 0308 	bic.w	r3, r3, #8
 8007eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	f023 0304 	bic.w	r3, r3, #4
 8007edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a15      	ldr	r2, [pc, #84]	; (8007f38 <TIM_OC1_SetConfig+0xd8>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d003      	beq.n	8007eee <TIM_OC1_SetConfig+0x8e>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a14      	ldr	r2, [pc, #80]	; (8007f3c <TIM_OC1_SetConfig+0xdc>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d111      	bne.n	8007f12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	695b      	ldr	r3, [r3, #20]
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685a      	ldr	r2, [r3, #4]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	621a      	str	r2, [r3, #32]
}
 8007f2c:	bf00      	nop
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	40010000 	.word	0x40010000
 8007f3c:	40010400 	.word	0x40010400

08007f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b087      	sub	sp, #28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	f023 0210 	bic.w	r2, r3, #16
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	021b      	lsls	r3, r3, #8
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f023 0320 	bic.w	r3, r3, #32
 8007f8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	011b      	lsls	r3, r3, #4
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a22      	ldr	r2, [pc, #136]	; (8008024 <TIM_OC2_SetConfig+0xe4>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d003      	beq.n	8007fa8 <TIM_OC2_SetConfig+0x68>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a21      	ldr	r2, [pc, #132]	; (8008028 <TIM_OC2_SetConfig+0xe8>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d10d      	bne.n	8007fc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	011b      	lsls	r3, r3, #4
 8007fb6:	697a      	ldr	r2, [r7, #20]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a17      	ldr	r2, [pc, #92]	; (8008024 <TIM_OC2_SetConfig+0xe4>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d003      	beq.n	8007fd4 <TIM_OC2_SetConfig+0x94>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	4a16      	ldr	r2, [pc, #88]	; (8008028 <TIM_OC2_SetConfig+0xe8>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d113      	bne.n	8007ffc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	695b      	ldr	r3, [r3, #20]
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	693a      	ldr	r2, [r7, #16]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	621a      	str	r2, [r3, #32]
}
 8008016:	bf00      	nop
 8008018:	371c      	adds	r7, #28
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr
 8008022:	bf00      	nop
 8008024:	40010000 	.word	0x40010000
 8008028:	40010400 	.word	0x40010400

0800802c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800802c:	b480      	push	{r7}
 800802e:	b087      	sub	sp, #28
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6a1b      	ldr	r3, [r3, #32]
 800803a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	69db      	ldr	r3, [r3, #28]
 8008052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f023 0303 	bic.w	r3, r3, #3
 8008062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	4313      	orrs	r3, r2
 800806c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	021b      	lsls	r3, r3, #8
 800807c:	697a      	ldr	r2, [r7, #20]
 800807e:	4313      	orrs	r3, r2
 8008080:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a21      	ldr	r2, [pc, #132]	; (800810c <TIM_OC3_SetConfig+0xe0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d003      	beq.n	8008092 <TIM_OC3_SetConfig+0x66>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a20      	ldr	r2, [pc, #128]	; (8008110 <TIM_OC3_SetConfig+0xe4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d10d      	bne.n	80080ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008098:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	021b      	lsls	r3, r3, #8
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a16      	ldr	r2, [pc, #88]	; (800810c <TIM_OC3_SetConfig+0xe0>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d003      	beq.n	80080be <TIM_OC3_SetConfig+0x92>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a15      	ldr	r2, [pc, #84]	; (8008110 <TIM_OC3_SetConfig+0xe4>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d113      	bne.n	80080e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	011b      	lsls	r3, r3, #4
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	011b      	lsls	r3, r3, #4
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	693a      	ldr	r2, [r7, #16]
 80080ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	685a      	ldr	r2, [r3, #4]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	697a      	ldr	r2, [r7, #20]
 80080fe:	621a      	str	r2, [r3, #32]
}
 8008100:	bf00      	nop
 8008102:	371c      	adds	r7, #28
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr
 800810c:	40010000 	.word	0x40010000
 8008110:	40010400 	.word	0x40010400

08008114 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800814a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	021b      	lsls	r3, r3, #8
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	4313      	orrs	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800815e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	031b      	lsls	r3, r3, #12
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	4313      	orrs	r3, r2
 800816a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a12      	ldr	r2, [pc, #72]	; (80081b8 <TIM_OC4_SetConfig+0xa4>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d003      	beq.n	800817c <TIM_OC4_SetConfig+0x68>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a11      	ldr	r2, [pc, #68]	; (80081bc <TIM_OC4_SetConfig+0xa8>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d109      	bne.n	8008190 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008182:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	695b      	ldr	r3, [r3, #20]
 8008188:	019b      	lsls	r3, r3, #6
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	4313      	orrs	r3, r2
 800818e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	693a      	ldr	r2, [r7, #16]
 80081a8:	621a      	str	r2, [r3, #32]
}
 80081aa:	bf00      	nop
 80081ac:	371c      	adds	r7, #28
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	40010000 	.word	0x40010000
 80081bc:	40010400 	.word	0x40010400

080081c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6a1b      	ldr	r3, [r3, #32]
 80081d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6a1b      	ldr	r3, [r3, #32]
 80081d6:	f023 0201 	bic.w	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	011b      	lsls	r3, r3, #4
 80081f0:	693a      	ldr	r2, [r7, #16]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f023 030a 	bic.w	r3, r3, #10
 80081fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	4313      	orrs	r3, r2
 8008204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	621a      	str	r2, [r3, #32]
}
 8008212:	bf00      	nop
 8008214:	371c      	adds	r7, #28
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr

0800821e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800821e:	b480      	push	{r7}
 8008220:	b087      	sub	sp, #28
 8008222:	af00      	add	r7, sp, #0
 8008224:	60f8      	str	r0, [r7, #12]
 8008226:	60b9      	str	r1, [r7, #8]
 8008228:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6a1b      	ldr	r3, [r3, #32]
 800822e:	f023 0210 	bic.w	r2, r3, #16
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6a1b      	ldr	r3, [r3, #32]
 8008240:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008248:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	031b      	lsls	r3, r3, #12
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	4313      	orrs	r3, r2
 8008252:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800825a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	011b      	lsls	r3, r3, #4
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	4313      	orrs	r3, r2
 8008264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	621a      	str	r2, [r3, #32]
}
 8008272:	bf00      	nop
 8008274:	371c      	adds	r7, #28
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800827e:	b480      	push	{r7}
 8008280:	b085      	sub	sp, #20
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008294:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	4313      	orrs	r3, r2
 800829c:	f043 0307 	orr.w	r3, r3, #7
 80082a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	609a      	str	r2, [r3, #8]
}
 80082a8:	bf00      	nop
 80082aa:	3714      	adds	r7, #20
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b087      	sub	sp, #28
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
 80082c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	021a      	lsls	r2, r3, #8
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	431a      	orrs	r2, r3
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	4313      	orrs	r3, r2
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	697a      	ldr	r2, [r7, #20]
 80082e6:	609a      	str	r2, [r3, #8]
}
 80082e8:	bf00      	nop
 80082ea:	371c      	adds	r7, #28
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b087      	sub	sp, #28
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f003 031f 	and.w	r3, r3, #31
 8008306:	2201      	movs	r2, #1
 8008308:	fa02 f303 	lsl.w	r3, r2, r3
 800830c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6a1a      	ldr	r2, [r3, #32]
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	43db      	mvns	r3, r3
 8008316:	401a      	ands	r2, r3
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6a1a      	ldr	r2, [r3, #32]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f003 031f 	and.w	r3, r3, #31
 8008326:	6879      	ldr	r1, [r7, #4]
 8008328:	fa01 f303 	lsl.w	r3, r1, r3
 800832c:	431a      	orrs	r2, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	621a      	str	r2, [r3, #32]
}
 8008332:	bf00      	nop
 8008334:	371c      	adds	r7, #28
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
	...

08008340 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008350:	2b01      	cmp	r3, #1
 8008352:	d101      	bne.n	8008358 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008354:	2302      	movs	r3, #2
 8008356:	e05a      	b.n	800840e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2202      	movs	r2, #2
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800837e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	4313      	orrs	r3, r2
 8008388:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a21      	ldr	r2, [pc, #132]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d022      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083a4:	d01d      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a1d      	ldr	r2, [pc, #116]	; (8008420 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d018      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a1b      	ldr	r2, [pc, #108]	; (8008424 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d013      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a1a      	ldr	r2, [pc, #104]	; (8008428 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d00e      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a18      	ldr	r2, [pc, #96]	; (800842c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d009      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a17      	ldr	r2, [pc, #92]	; (8008430 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d004      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a15      	ldr	r2, [pc, #84]	; (8008434 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d10c      	bne.n	80083fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	40010000 	.word	0x40010000
 8008420:	40000400 	.word	0x40000400
 8008424:	40000800 	.word	0x40000800
 8008428:	40000c00 	.word	0x40000c00
 800842c:	40010400 	.word	0x40010400
 8008430:	40014000 	.word	0x40014000
 8008434:	40001800 	.word	0x40001800

08008438 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b082      	sub	sp, #8
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	e03f      	b.n	80084f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d106      	bne.n	800848c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7fa f816 	bl	80024b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2224      	movs	r2, #36	; 0x24
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68da      	ldr	r2, [r3, #12]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 fd7b 	bl	8008fa0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	691a      	ldr	r2, [r3, #16]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80084b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	695a      	ldr	r2, [r3, #20]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80084c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68da      	ldr	r2, [r3, #12]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2220      	movs	r2, #32
 80084ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b08a      	sub	sp, #40	; 0x28
 80084fe:	af02      	add	r7, sp, #8
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	603b      	str	r3, [r7, #0]
 8008506:	4613      	mov	r3, r2
 8008508:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b20      	cmp	r3, #32
 8008518:	d17c      	bne.n	8008614 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d002      	beq.n	8008526 <HAL_UART_Transmit+0x2c>
 8008520:	88fb      	ldrh	r3, [r7, #6]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d101      	bne.n	800852a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e075      	b.n	8008616 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008530:	2b01      	cmp	r3, #1
 8008532:	d101      	bne.n	8008538 <HAL_UART_Transmit+0x3e>
 8008534:	2302      	movs	r3, #2
 8008536:	e06e      	b.n	8008616 <HAL_UART_Transmit+0x11c>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2221      	movs	r2, #33	; 0x21
 800854a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800854e:	f7fa f9eb 	bl	8002928 <HAL_GetTick>
 8008552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	88fa      	ldrh	r2, [r7, #6]
 8008558:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	88fa      	ldrh	r2, [r7, #6]
 800855e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008568:	d108      	bne.n	800857c <HAL_UART_Transmit+0x82>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d104      	bne.n	800857c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008572:	2300      	movs	r3, #0
 8008574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	61bb      	str	r3, [r7, #24]
 800857a:	e003      	b.n	8008584 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008580:	2300      	movs	r3, #0
 8008582:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800858c:	e02a      	b.n	80085e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	9300      	str	r3, [sp, #0]
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2200      	movs	r2, #0
 8008596:	2180      	movs	r1, #128	; 0x80
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f000 faf9 	bl	8008b90 <UART_WaitOnFlagUntilTimeout>
 800859e:	4603      	mov	r3, r0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d001      	beq.n	80085a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80085a4:	2303      	movs	r3, #3
 80085a6:	e036      	b.n	8008616 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10b      	bne.n	80085c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	881b      	ldrh	r3, [r3, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	3302      	adds	r3, #2
 80085c2:	61bb      	str	r3, [r7, #24]
 80085c4:	e007      	b.n	80085d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	781a      	ldrb	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	3301      	adds	r3, #1
 80085d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085da:	b29b      	uxth	r3, r3
 80085dc:	3b01      	subs	r3, #1
 80085de:	b29a      	uxth	r2, r3
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1cf      	bne.n	800858e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2200      	movs	r2, #0
 80085f6:	2140      	movs	r1, #64	; 0x40
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f000 fac9 	bl	8008b90 <UART_WaitOnFlagUntilTimeout>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d001      	beq.n	8008608 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008604:	2303      	movs	r3, #3
 8008606:	e006      	b.n	8008616 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2220      	movs	r2, #32
 800860c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008610:	2300      	movs	r3, #0
 8008612:	e000      	b.n	8008616 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008614:	2302      	movs	r3, #2
  }
}
 8008616:	4618      	mov	r0, r3
 8008618:	3720      	adds	r7, #32
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b0ba      	sub	sp, #232	; 0xe8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	695b      	ldr	r3, [r3, #20]
 8008642:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008646:	2300      	movs	r3, #0
 8008648:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800864c:	2300      	movs	r3, #0
 800864e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008656:	f003 030f 	and.w	r3, r3, #15
 800865a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800865e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10f      	bne.n	8008686 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800866a:	f003 0320 	and.w	r3, r3, #32
 800866e:	2b00      	cmp	r3, #0
 8008670:	d009      	beq.n	8008686 <HAL_UART_IRQHandler+0x66>
 8008672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008676:	f003 0320 	and.w	r3, r3, #32
 800867a:	2b00      	cmp	r3, #0
 800867c:	d003      	beq.n	8008686 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 fbd3 	bl	8008e2a <UART_Receive_IT>
      return;
 8008684:	e256      	b.n	8008b34 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008686:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 80de 	beq.w	800884c <HAL_UART_IRQHandler+0x22c>
 8008690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	2b00      	cmp	r3, #0
 800869a:	d106      	bne.n	80086aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800869c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f000 80d1 	beq.w	800884c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00b      	beq.n	80086ce <HAL_UART_IRQHandler+0xae>
 80086b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d005      	beq.n	80086ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c6:	f043 0201 	orr.w	r2, r3, #1
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086d2:	f003 0304 	and.w	r3, r3, #4
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00b      	beq.n	80086f2 <HAL_UART_IRQHandler+0xd2>
 80086da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d005      	beq.n	80086f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ea:	f043 0202 	orr.w	r2, r3, #2
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086f6:	f003 0302 	and.w	r3, r3, #2
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00b      	beq.n	8008716 <HAL_UART_IRQHandler+0xf6>
 80086fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008702:	f003 0301 	and.w	r3, r3, #1
 8008706:	2b00      	cmp	r3, #0
 8008708:	d005      	beq.n	8008716 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870e:	f043 0204 	orr.w	r2, r3, #4
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800871a:	f003 0308 	and.w	r3, r3, #8
 800871e:	2b00      	cmp	r3, #0
 8008720:	d011      	beq.n	8008746 <HAL_UART_IRQHandler+0x126>
 8008722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b00      	cmp	r3, #0
 800872c:	d105      	bne.n	800873a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800872e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d005      	beq.n	8008746 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800873e:	f043 0208 	orr.w	r2, r3, #8
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 81ed 	beq.w	8008b2a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b00      	cmp	r3, #0
 800875a:	d008      	beq.n	800876e <HAL_UART_IRQHandler+0x14e>
 800875c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008760:	f003 0320 	and.w	r3, r3, #32
 8008764:	2b00      	cmp	r3, #0
 8008766:	d002      	beq.n	800876e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 fb5e 	bl	8008e2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	695b      	ldr	r3, [r3, #20]
 8008774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008778:	2b40      	cmp	r3, #64	; 0x40
 800877a:	bf0c      	ite	eq
 800877c:	2301      	moveq	r3, #1
 800877e:	2300      	movne	r3, #0
 8008780:	b2db      	uxtb	r3, r3
 8008782:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878a:	f003 0308 	and.w	r3, r3, #8
 800878e:	2b00      	cmp	r3, #0
 8008790:	d103      	bne.n	800879a <HAL_UART_IRQHandler+0x17a>
 8008792:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008796:	2b00      	cmp	r3, #0
 8008798:	d04f      	beq.n	800883a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fa66 	bl	8008c6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	695b      	ldr	r3, [r3, #20]
 80087a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087aa:	2b40      	cmp	r3, #64	; 0x40
 80087ac:	d141      	bne.n	8008832 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3314      	adds	r3, #20
 80087b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087bc:	e853 3f00 	ldrex	r3, [r3]
 80087c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80087c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80087c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	3314      	adds	r3, #20
 80087d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80087da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80087de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80087e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80087ea:	e841 2300 	strex	r3, r2, [r1]
 80087ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80087f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1d9      	bne.n	80087ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d013      	beq.n	800882a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008806:	4a7d      	ldr	r2, [pc, #500]	; (80089fc <HAL_UART_IRQHandler+0x3dc>)
 8008808:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880e:	4618      	mov	r0, r3
 8008810:	f7fb f888 	bl	8003924 <HAL_DMA_Abort_IT>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d016      	beq.n	8008848 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008824:	4610      	mov	r0, r2
 8008826:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008828:	e00e      	b.n	8008848 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f99a 	bl	8008b64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008830:	e00a      	b.n	8008848 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f996 	bl	8008b64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008838:	e006      	b.n	8008848 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f992 	bl	8008b64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008846:	e170      	b.n	8008b2a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008848:	bf00      	nop
    return;
 800884a:	e16e      	b.n	8008b2a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008850:	2b01      	cmp	r3, #1
 8008852:	f040 814a 	bne.w	8008aea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800885a:	f003 0310 	and.w	r3, r3, #16
 800885e:	2b00      	cmp	r3, #0
 8008860:	f000 8143 	beq.w	8008aea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008868:	f003 0310 	and.w	r3, r3, #16
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 813c 	beq.w	8008aea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008872:	2300      	movs	r3, #0
 8008874:	60bb      	str	r3, [r7, #8]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	60bb      	str	r3, [r7, #8]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	60bb      	str	r3, [r7, #8]
 8008886:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008892:	2b40      	cmp	r3, #64	; 0x40
 8008894:	f040 80b4 	bne.w	8008a00 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 8140 	beq.w	8008b2e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088b6:	429a      	cmp	r2, r3
 80088b8:	f080 8139 	bcs.w	8008b2e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088c2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c8:	69db      	ldr	r3, [r3, #28]
 80088ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088ce:	f000 8088 	beq.w	80089e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	330c      	adds	r3, #12
 80088d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088e0:	e853 3f00 	ldrex	r3, [r3]
 80088e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80088e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	330c      	adds	r3, #12
 80088fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80088fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008902:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800890a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800890e:	e841 2300 	strex	r3, r2, [r1]
 8008912:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008916:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1d9      	bne.n	80088d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3314      	adds	r3, #20
 8008924:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008926:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008928:	e853 3f00 	ldrex	r3, [r3]
 800892c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800892e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008930:	f023 0301 	bic.w	r3, r3, #1
 8008934:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3314      	adds	r3, #20
 800893e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008942:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008946:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008948:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800894a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800894e:	e841 2300 	strex	r3, r2, [r1]
 8008952:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008954:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1e1      	bne.n	800891e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	3314      	adds	r3, #20
 8008960:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008962:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008964:	e853 3f00 	ldrex	r3, [r3]
 8008968:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800896a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800896c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008970:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	3314      	adds	r3, #20
 800897a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800897e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008980:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008982:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008984:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008986:	e841 2300 	strex	r3, r2, [r1]
 800898a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800898c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800898e:	2b00      	cmp	r3, #0
 8008990:	d1e3      	bne.n	800895a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2220      	movs	r2, #32
 8008996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	330c      	adds	r3, #12
 80089a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089b2:	f023 0310 	bic.w	r3, r3, #16
 80089b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	330c      	adds	r3, #12
 80089c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80089c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e3      	bne.n	80089a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fa ff31 	bl	8003844 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 f8c0 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80089f8:	e099      	b.n	8008b2e <HAL_UART_IRQHandler+0x50e>
 80089fa:	bf00      	nop
 80089fc:	08008d33 	.word	0x08008d33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	1ad3      	subs	r3, r2, r3
 8008a0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f000 808b 	beq.w	8008b32 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 8086 	beq.w	8008b32 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	330c      	adds	r3, #12
 8008a2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a3c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	330c      	adds	r3, #12
 8008a46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008a4a:	647a      	str	r2, [r7, #68]	; 0x44
 8008a4c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e3      	bne.n	8008a26 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3314      	adds	r3, #20
 8008a64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	f023 0301 	bic.w	r3, r3, #1
 8008a74:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	3314      	adds	r3, #20
 8008a7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a82:	633a      	str	r2, [r7, #48]	; 0x30
 8008a84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a8a:	e841 2300 	strex	r3, r2, [r1]
 8008a8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1e3      	bne.n	8008a5e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2220      	movs	r2, #32
 8008a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	330c      	adds	r3, #12
 8008aaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	e853 3f00 	ldrex	r3, [r3]
 8008ab2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f023 0310 	bic.w	r3, r3, #16
 8008aba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	330c      	adds	r3, #12
 8008ac4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ac8:	61fa      	str	r2, [r7, #28]
 8008aca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	69b9      	ldr	r1, [r7, #24]
 8008ace:	69fa      	ldr	r2, [r7, #28]
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e3      	bne.n	8008aa4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008adc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f848 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ae8:	e023      	b.n	8008b32 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d009      	beq.n	8008b0a <HAL_UART_IRQHandler+0x4ea>
 8008af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f929 	bl	8008d5a <UART_Transmit_IT>
    return;
 8008b08:	e014      	b.n	8008b34 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00e      	beq.n	8008b34 <HAL_UART_IRQHandler+0x514>
 8008b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d008      	beq.n	8008b34 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 f969 	bl	8008dfa <UART_EndTransmit_IT>
    return;
 8008b28:	e004      	b.n	8008b34 <HAL_UART_IRQHandler+0x514>
    return;
 8008b2a:	bf00      	nop
 8008b2c:	e002      	b.n	8008b34 <HAL_UART_IRQHandler+0x514>
      return;
 8008b2e:	bf00      	nop
 8008b30:	e000      	b.n	8008b34 <HAL_UART_IRQHandler+0x514>
      return;
 8008b32:	bf00      	nop
  }
}
 8008b34:	37e8      	adds	r7, #232	; 0xe8
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop

08008b3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	460b      	mov	r3, r1
 8008b82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b090      	sub	sp, #64	; 0x40
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ba0:	e050      	b.n	8008c44 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ba2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba8:	d04c      	beq.n	8008c44 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d007      	beq.n	8008bc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008bb0:	f7f9 feba 	bl	8002928 <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d241      	bcs.n	8008c44 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	330c      	adds	r3, #12
 8008bc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bca:	e853 3f00 	ldrex	r3, [r3]
 8008bce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008be0:	637a      	str	r2, [r7, #52]	; 0x34
 8008be2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008be6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008be8:	e841 2300 	strex	r3, r2, [r1]
 8008bec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1e5      	bne.n	8008bc0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	3314      	adds	r3, #20
 8008bfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	e853 3f00 	ldrex	r3, [r3]
 8008c02:	613b      	str	r3, [r7, #16]
   return(result);
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f023 0301 	bic.w	r3, r3, #1
 8008c0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	3314      	adds	r3, #20
 8008c12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c14:	623a      	str	r2, [r7, #32]
 8008c16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c18:	69f9      	ldr	r1, [r7, #28]
 8008c1a:	6a3a      	ldr	r2, [r7, #32]
 8008c1c:	e841 2300 	strex	r3, r2, [r1]
 8008c20:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1e5      	bne.n	8008bf4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2220      	movs	r2, #32
 8008c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2220      	movs	r2, #32
 8008c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008c40:	2303      	movs	r3, #3
 8008c42:	e00f      	b.n	8008c64 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	4013      	ands	r3, r2
 8008c4e:	68ba      	ldr	r2, [r7, #8]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	bf0c      	ite	eq
 8008c54:	2301      	moveq	r3, #1
 8008c56:	2300      	movne	r3, #0
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	79fb      	ldrb	r3, [r7, #7]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d09f      	beq.n	8008ba2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3740      	adds	r7, #64	; 0x40
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b095      	sub	sp, #84	; 0x54
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	330c      	adds	r3, #12
 8008c7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c7e:	e853 3f00 	ldrex	r3, [r3]
 8008c82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	330c      	adds	r3, #12
 8008c92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c94:	643a      	str	r2, [r7, #64]	; 0x40
 8008c96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c9c:	e841 2300 	strex	r3, r2, [r1]
 8008ca0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1e5      	bne.n	8008c74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	3314      	adds	r3, #20
 8008cae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	e853 3f00 	ldrex	r3, [r3]
 8008cb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	f023 0301 	bic.w	r3, r3, #1
 8008cbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3314      	adds	r3, #20
 8008cc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008cca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ccc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008cce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008cd0:	e841 2300 	strex	r3, r2, [r1]
 8008cd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d1e5      	bne.n	8008ca8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d119      	bne.n	8008d18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	330c      	adds	r3, #12
 8008cea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	e853 3f00 	ldrex	r3, [r3]
 8008cf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f023 0310 	bic.w	r3, r3, #16
 8008cfa:	647b      	str	r3, [r7, #68]	; 0x44
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330c      	adds	r3, #12
 8008d02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d04:	61ba      	str	r2, [r7, #24]
 8008d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d08:	6979      	ldr	r1, [r7, #20]
 8008d0a:	69ba      	ldr	r2, [r7, #24]
 8008d0c:	e841 2300 	strex	r3, r2, [r1]
 8008d10:	613b      	str	r3, [r7, #16]
   return(result);
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d1e5      	bne.n	8008ce4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2220      	movs	r2, #32
 8008d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d26:	bf00      	nop
 8008d28:	3754      	adds	r7, #84	; 0x54
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr

08008d32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b084      	sub	sp, #16
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff ff09 	bl	8008b64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d52:	bf00      	nop
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	2b21      	cmp	r3, #33	; 0x21
 8008d6c:	d13e      	bne.n	8008dec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d76:	d114      	bne.n	8008da2 <UART_Transmit_IT+0x48>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d110      	bne.n	8008da2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6a1b      	ldr	r3, [r3, #32]
 8008d84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	881b      	ldrh	r3, [r3, #0]
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a1b      	ldr	r3, [r3, #32]
 8008d9a:	1c9a      	adds	r2, r3, #2
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	621a      	str	r2, [r3, #32]
 8008da0:	e008      	b.n	8008db4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	1c59      	adds	r1, r3, #1
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	6211      	str	r1, [r2, #32]
 8008dac:	781a      	ldrb	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d10f      	bne.n	8008de8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68da      	ldr	r2, [r3, #12]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008de6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008de8:	2300      	movs	r3, #0
 8008dea:	e000      	b.n	8008dee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dec:	2302      	movs	r3, #2
  }
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3714      	adds	r7, #20
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr

08008dfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dfa:	b580      	push	{r7, lr}
 8008dfc:	b082      	sub	sp, #8
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68da      	ldr	r2, [r3, #12]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2220      	movs	r2, #32
 8008e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7ff fe8e 	bl	8008b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e20:	2300      	movs	r3, #0
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3708      	adds	r7, #8
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}

08008e2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e2a:	b580      	push	{r7, lr}
 8008e2c:	b08c      	sub	sp, #48	; 0x30
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b22      	cmp	r3, #34	; 0x22
 8008e3c:	f040 80ab 	bne.w	8008f96 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e48:	d117      	bne.n	8008e7a <UART_Receive_IT+0x50>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d113      	bne.n	8008e7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008e52:	2300      	movs	r3, #0
 8008e54:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e5a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e72:	1c9a      	adds	r2, r3, #2
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	629a      	str	r2, [r3, #40]	; 0x28
 8008e78:	e026      	b.n	8008ec8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008e80:	2300      	movs	r3, #0
 8008e82:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e8c:	d007      	beq.n	8008e9e <UART_Receive_IT+0x74>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d10a      	bne.n	8008eac <UART_Receive_IT+0x82>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d106      	bne.n	8008eac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	b2da      	uxtb	r2, r3
 8008ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea8:	701a      	strb	r2, [r3, #0]
 8008eaa:	e008      	b.n	8008ebe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ebc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec2:	1c5a      	adds	r2, r3, #1
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d15a      	bne.n	8008f92 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68da      	ldr	r2, [r3, #12]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 0220 	bic.w	r2, r2, #32
 8008eea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	68da      	ldr	r2, [r3, #12]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008efa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	695a      	ldr	r2, [r3, #20]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f022 0201 	bic.w	r2, r2, #1
 8008f0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2220      	movs	r2, #32
 8008f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d135      	bne.n	8008f88 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	330c      	adds	r3, #12
 8008f28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	e853 3f00 	ldrex	r3, [r3]
 8008f30:	613b      	str	r3, [r7, #16]
   return(result);
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	f023 0310 	bic.w	r3, r3, #16
 8008f38:	627b      	str	r3, [r7, #36]	; 0x24
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	330c      	adds	r3, #12
 8008f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f42:	623a      	str	r2, [r7, #32]
 8008f44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f46:	69f9      	ldr	r1, [r7, #28]
 8008f48:	6a3a      	ldr	r2, [r7, #32]
 8008f4a:	e841 2300 	strex	r3, r2, [r1]
 8008f4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d1e5      	bne.n	8008f22 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 0310 	and.w	r3, r3, #16
 8008f60:	2b10      	cmp	r3, #16
 8008f62:	d10a      	bne.n	8008f7a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f64:	2300      	movs	r3, #0
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	60fb      	str	r3, [r7, #12]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f7e:	4619      	mov	r1, r3
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f7ff fdf9 	bl	8008b78 <HAL_UARTEx_RxEventCallback>
 8008f86:	e002      	b.n	8008f8e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f7ff fde1 	bl	8008b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	e002      	b.n	8008f98 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	e000      	b.n	8008f98 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008f96:	2302      	movs	r3, #2
  }
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3730      	adds	r7, #48	; 0x30
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fa4:	b0c0      	sub	sp, #256	; 0x100
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	691b      	ldr	r3, [r3, #16]
 8008fb4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fbc:	68d9      	ldr	r1, [r3, #12]
 8008fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	ea40 0301 	orr.w	r3, r0, r1
 8008fc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd4:	691b      	ldr	r3, [r3, #16]
 8008fd6:	431a      	orrs	r2, r3
 8008fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fdc:	695b      	ldr	r3, [r3, #20]
 8008fde:	431a      	orrs	r2, r3
 8008fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ff8:	f021 010c 	bic.w	r1, r1, #12
 8008ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009006:	430b      	orrs	r3, r1
 8009008:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800900a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800901a:	6999      	ldr	r1, [r3, #24]
 800901c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	ea40 0301 	orr.w	r3, r0, r1
 8009026:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	4b8f      	ldr	r3, [pc, #572]	; (800926c <UART_SetConfig+0x2cc>)
 8009030:	429a      	cmp	r2, r3
 8009032:	d005      	beq.n	8009040 <UART_SetConfig+0xa0>
 8009034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	4b8d      	ldr	r3, [pc, #564]	; (8009270 <UART_SetConfig+0x2d0>)
 800903c:	429a      	cmp	r2, r3
 800903e:	d104      	bne.n	800904a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009040:	f7fd fad0 	bl	80065e4 <HAL_RCC_GetPCLK2Freq>
 8009044:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009048:	e003      	b.n	8009052 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800904a:	f7fd fab7 	bl	80065bc <HAL_RCC_GetPCLK1Freq>
 800904e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009056:	69db      	ldr	r3, [r3, #28]
 8009058:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800905c:	f040 810c 	bne.w	8009278 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009060:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009064:	2200      	movs	r2, #0
 8009066:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800906a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800906e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009072:	4622      	mov	r2, r4
 8009074:	462b      	mov	r3, r5
 8009076:	1891      	adds	r1, r2, r2
 8009078:	65b9      	str	r1, [r7, #88]	; 0x58
 800907a:	415b      	adcs	r3, r3
 800907c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800907e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009082:	4621      	mov	r1, r4
 8009084:	eb12 0801 	adds.w	r8, r2, r1
 8009088:	4629      	mov	r1, r5
 800908a:	eb43 0901 	adc.w	r9, r3, r1
 800908e:	f04f 0200 	mov.w	r2, #0
 8009092:	f04f 0300 	mov.w	r3, #0
 8009096:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800909a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800909e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090a2:	4690      	mov	r8, r2
 80090a4:	4699      	mov	r9, r3
 80090a6:	4623      	mov	r3, r4
 80090a8:	eb18 0303 	adds.w	r3, r8, r3
 80090ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80090b0:	462b      	mov	r3, r5
 80090b2:	eb49 0303 	adc.w	r3, r9, r3
 80090b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80090ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80090c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80090ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80090ce:	460b      	mov	r3, r1
 80090d0:	18db      	adds	r3, r3, r3
 80090d2:	653b      	str	r3, [r7, #80]	; 0x50
 80090d4:	4613      	mov	r3, r2
 80090d6:	eb42 0303 	adc.w	r3, r2, r3
 80090da:	657b      	str	r3, [r7, #84]	; 0x54
 80090dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80090e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80090e4:	f7f7 f8dc 	bl	80002a0 <__aeabi_uldivmod>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4b61      	ldr	r3, [pc, #388]	; (8009274 <UART_SetConfig+0x2d4>)
 80090ee:	fba3 2302 	umull	r2, r3, r3, r2
 80090f2:	095b      	lsrs	r3, r3, #5
 80090f4:	011c      	lsls	r4, r3, #4
 80090f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009100:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009104:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009108:	4642      	mov	r2, r8
 800910a:	464b      	mov	r3, r9
 800910c:	1891      	adds	r1, r2, r2
 800910e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009110:	415b      	adcs	r3, r3
 8009112:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009114:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009118:	4641      	mov	r1, r8
 800911a:	eb12 0a01 	adds.w	sl, r2, r1
 800911e:	4649      	mov	r1, r9
 8009120:	eb43 0b01 	adc.w	fp, r3, r1
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009130:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009134:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009138:	4692      	mov	sl, r2
 800913a:	469b      	mov	fp, r3
 800913c:	4643      	mov	r3, r8
 800913e:	eb1a 0303 	adds.w	r3, sl, r3
 8009142:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009146:	464b      	mov	r3, r9
 8009148:	eb4b 0303 	adc.w	r3, fp, r3
 800914c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800915c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009160:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009164:	460b      	mov	r3, r1
 8009166:	18db      	adds	r3, r3, r3
 8009168:	643b      	str	r3, [r7, #64]	; 0x40
 800916a:	4613      	mov	r3, r2
 800916c:	eb42 0303 	adc.w	r3, r2, r3
 8009170:	647b      	str	r3, [r7, #68]	; 0x44
 8009172:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009176:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800917a:	f7f7 f891 	bl	80002a0 <__aeabi_uldivmod>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	4611      	mov	r1, r2
 8009184:	4b3b      	ldr	r3, [pc, #236]	; (8009274 <UART_SetConfig+0x2d4>)
 8009186:	fba3 2301 	umull	r2, r3, r3, r1
 800918a:	095b      	lsrs	r3, r3, #5
 800918c:	2264      	movs	r2, #100	; 0x64
 800918e:	fb02 f303 	mul.w	r3, r2, r3
 8009192:	1acb      	subs	r3, r1, r3
 8009194:	00db      	lsls	r3, r3, #3
 8009196:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800919a:	4b36      	ldr	r3, [pc, #216]	; (8009274 <UART_SetConfig+0x2d4>)
 800919c:	fba3 2302 	umull	r2, r3, r3, r2
 80091a0:	095b      	lsrs	r3, r3, #5
 80091a2:	005b      	lsls	r3, r3, #1
 80091a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80091a8:	441c      	add	r4, r3
 80091aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091ae:	2200      	movs	r2, #0
 80091b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80091b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80091b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80091bc:	4642      	mov	r2, r8
 80091be:	464b      	mov	r3, r9
 80091c0:	1891      	adds	r1, r2, r2
 80091c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80091c4:	415b      	adcs	r3, r3
 80091c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80091cc:	4641      	mov	r1, r8
 80091ce:	1851      	adds	r1, r2, r1
 80091d0:	6339      	str	r1, [r7, #48]	; 0x30
 80091d2:	4649      	mov	r1, r9
 80091d4:	414b      	adcs	r3, r1
 80091d6:	637b      	str	r3, [r7, #52]	; 0x34
 80091d8:	f04f 0200 	mov.w	r2, #0
 80091dc:	f04f 0300 	mov.w	r3, #0
 80091e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80091e4:	4659      	mov	r1, fp
 80091e6:	00cb      	lsls	r3, r1, #3
 80091e8:	4651      	mov	r1, sl
 80091ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091ee:	4651      	mov	r1, sl
 80091f0:	00ca      	lsls	r2, r1, #3
 80091f2:	4610      	mov	r0, r2
 80091f4:	4619      	mov	r1, r3
 80091f6:	4603      	mov	r3, r0
 80091f8:	4642      	mov	r2, r8
 80091fa:	189b      	adds	r3, r3, r2
 80091fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009200:	464b      	mov	r3, r9
 8009202:	460a      	mov	r2, r1
 8009204:	eb42 0303 	adc.w	r3, r2, r3
 8009208:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800920c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009218:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800921c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009220:	460b      	mov	r3, r1
 8009222:	18db      	adds	r3, r3, r3
 8009224:	62bb      	str	r3, [r7, #40]	; 0x28
 8009226:	4613      	mov	r3, r2
 8009228:	eb42 0303 	adc.w	r3, r2, r3
 800922c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800922e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009232:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009236:	f7f7 f833 	bl	80002a0 <__aeabi_uldivmod>
 800923a:	4602      	mov	r2, r0
 800923c:	460b      	mov	r3, r1
 800923e:	4b0d      	ldr	r3, [pc, #52]	; (8009274 <UART_SetConfig+0x2d4>)
 8009240:	fba3 1302 	umull	r1, r3, r3, r2
 8009244:	095b      	lsrs	r3, r3, #5
 8009246:	2164      	movs	r1, #100	; 0x64
 8009248:	fb01 f303 	mul.w	r3, r1, r3
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	00db      	lsls	r3, r3, #3
 8009250:	3332      	adds	r3, #50	; 0x32
 8009252:	4a08      	ldr	r2, [pc, #32]	; (8009274 <UART_SetConfig+0x2d4>)
 8009254:	fba2 2303 	umull	r2, r3, r2, r3
 8009258:	095b      	lsrs	r3, r3, #5
 800925a:	f003 0207 	and.w	r2, r3, #7
 800925e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4422      	add	r2, r4
 8009266:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009268:	e106      	b.n	8009478 <UART_SetConfig+0x4d8>
 800926a:	bf00      	nop
 800926c:	40011000 	.word	0x40011000
 8009270:	40011400 	.word	0x40011400
 8009274:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009278:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800927c:	2200      	movs	r2, #0
 800927e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009282:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009286:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800928a:	4642      	mov	r2, r8
 800928c:	464b      	mov	r3, r9
 800928e:	1891      	adds	r1, r2, r2
 8009290:	6239      	str	r1, [r7, #32]
 8009292:	415b      	adcs	r3, r3
 8009294:	627b      	str	r3, [r7, #36]	; 0x24
 8009296:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800929a:	4641      	mov	r1, r8
 800929c:	1854      	adds	r4, r2, r1
 800929e:	4649      	mov	r1, r9
 80092a0:	eb43 0501 	adc.w	r5, r3, r1
 80092a4:	f04f 0200 	mov.w	r2, #0
 80092a8:	f04f 0300 	mov.w	r3, #0
 80092ac:	00eb      	lsls	r3, r5, #3
 80092ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092b2:	00e2      	lsls	r2, r4, #3
 80092b4:	4614      	mov	r4, r2
 80092b6:	461d      	mov	r5, r3
 80092b8:	4643      	mov	r3, r8
 80092ba:	18e3      	adds	r3, r4, r3
 80092bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80092c0:	464b      	mov	r3, r9
 80092c2:	eb45 0303 	adc.w	r3, r5, r3
 80092c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80092ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80092d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80092da:	f04f 0200 	mov.w	r2, #0
 80092de:	f04f 0300 	mov.w	r3, #0
 80092e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80092e6:	4629      	mov	r1, r5
 80092e8:	008b      	lsls	r3, r1, #2
 80092ea:	4621      	mov	r1, r4
 80092ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092f0:	4621      	mov	r1, r4
 80092f2:	008a      	lsls	r2, r1, #2
 80092f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80092f8:	f7f6 ffd2 	bl	80002a0 <__aeabi_uldivmod>
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	4b60      	ldr	r3, [pc, #384]	; (8009484 <UART_SetConfig+0x4e4>)
 8009302:	fba3 2302 	umull	r2, r3, r3, r2
 8009306:	095b      	lsrs	r3, r3, #5
 8009308:	011c      	lsls	r4, r3, #4
 800930a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800930e:	2200      	movs	r2, #0
 8009310:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009314:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009318:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800931c:	4642      	mov	r2, r8
 800931e:	464b      	mov	r3, r9
 8009320:	1891      	adds	r1, r2, r2
 8009322:	61b9      	str	r1, [r7, #24]
 8009324:	415b      	adcs	r3, r3
 8009326:	61fb      	str	r3, [r7, #28]
 8009328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800932c:	4641      	mov	r1, r8
 800932e:	1851      	adds	r1, r2, r1
 8009330:	6139      	str	r1, [r7, #16]
 8009332:	4649      	mov	r1, r9
 8009334:	414b      	adcs	r3, r1
 8009336:	617b      	str	r3, [r7, #20]
 8009338:	f04f 0200 	mov.w	r2, #0
 800933c:	f04f 0300 	mov.w	r3, #0
 8009340:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009344:	4659      	mov	r1, fp
 8009346:	00cb      	lsls	r3, r1, #3
 8009348:	4651      	mov	r1, sl
 800934a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800934e:	4651      	mov	r1, sl
 8009350:	00ca      	lsls	r2, r1, #3
 8009352:	4610      	mov	r0, r2
 8009354:	4619      	mov	r1, r3
 8009356:	4603      	mov	r3, r0
 8009358:	4642      	mov	r2, r8
 800935a:	189b      	adds	r3, r3, r2
 800935c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009360:	464b      	mov	r3, r9
 8009362:	460a      	mov	r2, r1
 8009364:	eb42 0303 	adc.w	r3, r2, r3
 8009368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800936c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	67bb      	str	r3, [r7, #120]	; 0x78
 8009376:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009378:	f04f 0200 	mov.w	r2, #0
 800937c:	f04f 0300 	mov.w	r3, #0
 8009380:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009384:	4649      	mov	r1, r9
 8009386:	008b      	lsls	r3, r1, #2
 8009388:	4641      	mov	r1, r8
 800938a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800938e:	4641      	mov	r1, r8
 8009390:	008a      	lsls	r2, r1, #2
 8009392:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009396:	f7f6 ff83 	bl	80002a0 <__aeabi_uldivmod>
 800939a:	4602      	mov	r2, r0
 800939c:	460b      	mov	r3, r1
 800939e:	4611      	mov	r1, r2
 80093a0:	4b38      	ldr	r3, [pc, #224]	; (8009484 <UART_SetConfig+0x4e4>)
 80093a2:	fba3 2301 	umull	r2, r3, r3, r1
 80093a6:	095b      	lsrs	r3, r3, #5
 80093a8:	2264      	movs	r2, #100	; 0x64
 80093aa:	fb02 f303 	mul.w	r3, r2, r3
 80093ae:	1acb      	subs	r3, r1, r3
 80093b0:	011b      	lsls	r3, r3, #4
 80093b2:	3332      	adds	r3, #50	; 0x32
 80093b4:	4a33      	ldr	r2, [pc, #204]	; (8009484 <UART_SetConfig+0x4e4>)
 80093b6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ba:	095b      	lsrs	r3, r3, #5
 80093bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80093c0:	441c      	add	r4, r3
 80093c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093c6:	2200      	movs	r2, #0
 80093c8:	673b      	str	r3, [r7, #112]	; 0x70
 80093ca:	677a      	str	r2, [r7, #116]	; 0x74
 80093cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80093d0:	4642      	mov	r2, r8
 80093d2:	464b      	mov	r3, r9
 80093d4:	1891      	adds	r1, r2, r2
 80093d6:	60b9      	str	r1, [r7, #8]
 80093d8:	415b      	adcs	r3, r3
 80093da:	60fb      	str	r3, [r7, #12]
 80093dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093e0:	4641      	mov	r1, r8
 80093e2:	1851      	adds	r1, r2, r1
 80093e4:	6039      	str	r1, [r7, #0]
 80093e6:	4649      	mov	r1, r9
 80093e8:	414b      	adcs	r3, r1
 80093ea:	607b      	str	r3, [r7, #4]
 80093ec:	f04f 0200 	mov.w	r2, #0
 80093f0:	f04f 0300 	mov.w	r3, #0
 80093f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093f8:	4659      	mov	r1, fp
 80093fa:	00cb      	lsls	r3, r1, #3
 80093fc:	4651      	mov	r1, sl
 80093fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009402:	4651      	mov	r1, sl
 8009404:	00ca      	lsls	r2, r1, #3
 8009406:	4610      	mov	r0, r2
 8009408:	4619      	mov	r1, r3
 800940a:	4603      	mov	r3, r0
 800940c:	4642      	mov	r2, r8
 800940e:	189b      	adds	r3, r3, r2
 8009410:	66bb      	str	r3, [r7, #104]	; 0x68
 8009412:	464b      	mov	r3, r9
 8009414:	460a      	mov	r2, r1
 8009416:	eb42 0303 	adc.w	r3, r2, r3
 800941a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800941c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	663b      	str	r3, [r7, #96]	; 0x60
 8009426:	667a      	str	r2, [r7, #100]	; 0x64
 8009428:	f04f 0200 	mov.w	r2, #0
 800942c:	f04f 0300 	mov.w	r3, #0
 8009430:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009434:	4649      	mov	r1, r9
 8009436:	008b      	lsls	r3, r1, #2
 8009438:	4641      	mov	r1, r8
 800943a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800943e:	4641      	mov	r1, r8
 8009440:	008a      	lsls	r2, r1, #2
 8009442:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009446:	f7f6 ff2b 	bl	80002a0 <__aeabi_uldivmod>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	4b0d      	ldr	r3, [pc, #52]	; (8009484 <UART_SetConfig+0x4e4>)
 8009450:	fba3 1302 	umull	r1, r3, r3, r2
 8009454:	095b      	lsrs	r3, r3, #5
 8009456:	2164      	movs	r1, #100	; 0x64
 8009458:	fb01 f303 	mul.w	r3, r1, r3
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	011b      	lsls	r3, r3, #4
 8009460:	3332      	adds	r3, #50	; 0x32
 8009462:	4a08      	ldr	r2, [pc, #32]	; (8009484 <UART_SetConfig+0x4e4>)
 8009464:	fba2 2303 	umull	r2, r3, r2, r3
 8009468:	095b      	lsrs	r3, r3, #5
 800946a:	f003 020f 	and.w	r2, r3, #15
 800946e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4422      	add	r2, r4
 8009476:	609a      	str	r2, [r3, #8]
}
 8009478:	bf00      	nop
 800947a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800947e:	46bd      	mov	sp, r7
 8009480:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009484:	51eb851f 	.word	0x51eb851f

08009488 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009488:	b084      	sub	sp, #16
 800948a:	b580      	push	{r7, lr}
 800948c:	b084      	sub	sp, #16
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
 8009492:	f107 001c 	add.w	r0, r7, #28
 8009496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800949a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800949c:	2b01      	cmp	r3, #1
 800949e:	d122      	bne.n	80094e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80094b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80094c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d105      	bne.n	80094da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 faa2 	bl	8009a24 <USB_CoreReset>
 80094e0:	4603      	mov	r3, r0
 80094e2:	73fb      	strb	r3, [r7, #15]
 80094e4:	e01a      	b.n	800951c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fa96 	bl	8009a24 <USB_CoreReset>
 80094f8:	4603      	mov	r3, r0
 80094fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80094fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d106      	bne.n	8009510 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009506:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	639a      	str	r2, [r3, #56]	; 0x38
 800950e:	e005      	b.n	800951c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009514:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800951c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800951e:	2b01      	cmp	r3, #1
 8009520:	d10b      	bne.n	800953a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	f043 0206 	orr.w	r2, r3, #6
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f043 0220 	orr.w	r2, r3, #32
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800953a:	7bfb      	ldrb	r3, [r7, #15]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009546:	b004      	add	sp, #16
 8009548:	4770      	bx	lr

0800954a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800954a:	b480      	push	{r7}
 800954c:	b083      	sub	sp, #12
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f023 0201 	bic.w	r2, r3, #1
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	370c      	adds	r7, #12
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	460b      	mov	r3, r1
 8009576:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009578:	2300      	movs	r3, #0
 800957a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009588:	78fb      	ldrb	r3, [r7, #3]
 800958a:	2b01      	cmp	r3, #1
 800958c:	d115      	bne.n	80095ba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800959a:	2001      	movs	r0, #1
 800959c:	f7f9 f9d0 	bl	8002940 <HAL_Delay>
      ms++;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	3301      	adds	r3, #1
 80095a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 fa2e 	bl	8009a08 <USB_GetMode>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d01e      	beq.n	80095f0 <USB_SetCurrentMode+0x84>
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b31      	cmp	r3, #49	; 0x31
 80095b6:	d9f0      	bls.n	800959a <USB_SetCurrentMode+0x2e>
 80095b8:	e01a      	b.n	80095f0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80095ba:	78fb      	ldrb	r3, [r7, #3]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d115      	bne.n	80095ec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80095cc:	2001      	movs	r0, #1
 80095ce:	f7f9 f9b7 	bl	8002940 <HAL_Delay>
      ms++;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	3301      	adds	r3, #1
 80095d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 fa15 	bl	8009a08 <USB_GetMode>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d005      	beq.n	80095f0 <USB_SetCurrentMode+0x84>
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2b31      	cmp	r3, #49	; 0x31
 80095e8:	d9f0      	bls.n	80095cc <USB_SetCurrentMode+0x60>
 80095ea:	e001      	b.n	80095f0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e005      	b.n	80095fc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2b32      	cmp	r3, #50	; 0x32
 80095f4:	d101      	bne.n	80095fa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80095f6:	2301      	movs	r3, #1
 80095f8:	e000      	b.n	80095fc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3710      	adds	r7, #16
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009604:	b084      	sub	sp, #16
 8009606:	b580      	push	{r7, lr}
 8009608:	b086      	sub	sp, #24
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009612:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009616:	2300      	movs	r3, #0
 8009618:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800961e:	2300      	movs	r3, #0
 8009620:	613b      	str	r3, [r7, #16]
 8009622:	e009      	b.n	8009638 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	3340      	adds	r3, #64	; 0x40
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4413      	add	r3, r2
 800962e:	2200      	movs	r2, #0
 8009630:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	3301      	adds	r3, #1
 8009636:	613b      	str	r3, [r7, #16]
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	2b0e      	cmp	r3, #14
 800963c:	d9f2      	bls.n	8009624 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800963e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009640:	2b00      	cmp	r3, #0
 8009642:	d11c      	bne.n	800967e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	68fa      	ldr	r2, [r7, #12]
 800964e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009652:	f043 0302 	orr.w	r3, r3, #2
 8009656:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800965c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009668:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009674:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	639a      	str	r2, [r3, #56]	; 0x38
 800967c:	e00b      	b.n	8009696 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009682:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800968e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800969c:	461a      	mov	r2, r3
 800969e:	2300      	movs	r3, #0
 80096a0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096a8:	4619      	mov	r1, r3
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096b0:	461a      	mov	r2, r3
 80096b2:	680b      	ldr	r3, [r1, #0]
 80096b4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80096b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d10c      	bne.n	80096d6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80096bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d104      	bne.n	80096cc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80096c2:	2100      	movs	r1, #0
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f965 	bl	8009994 <USB_SetDevSpeed>
 80096ca:	e008      	b.n	80096de <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80096cc:	2101      	movs	r1, #1
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f960 	bl	8009994 <USB_SetDevSpeed>
 80096d4:	e003      	b.n	80096de <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80096d6:	2103      	movs	r1, #3
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f95b 	bl	8009994 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80096de:	2110      	movs	r1, #16
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f8f3 	bl	80098cc <USB_FlushTxFifo>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f91f 	bl	8009934 <USB_FlushRxFifo>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d001      	beq.n	8009700 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009706:	461a      	mov	r2, r3
 8009708:	2300      	movs	r3, #0
 800970a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009712:	461a      	mov	r2, r3
 8009714:	2300      	movs	r3, #0
 8009716:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800971e:	461a      	mov	r2, r3
 8009720:	2300      	movs	r3, #0
 8009722:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009724:	2300      	movs	r3, #0
 8009726:	613b      	str	r3, [r7, #16]
 8009728:	e043      	b.n	80097b2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	015a      	lsls	r2, r3, #5
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	4413      	add	r3, r2
 8009732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800973c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009740:	d118      	bne.n	8009774 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d10a      	bne.n	800975e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	015a      	lsls	r2, r3, #5
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	4413      	add	r3, r2
 8009750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009754:	461a      	mov	r2, r3
 8009756:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800975a:	6013      	str	r3, [r2, #0]
 800975c:	e013      	b.n	8009786 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	015a      	lsls	r2, r3, #5
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	4413      	add	r3, r2
 8009766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800976a:	461a      	mov	r2, r3
 800976c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009770:	6013      	str	r3, [r2, #0]
 8009772:	e008      	b.n	8009786 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	015a      	lsls	r2, r3, #5
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	4413      	add	r3, r2
 800977c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009780:	461a      	mov	r2, r3
 8009782:	2300      	movs	r3, #0
 8009784:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009792:	461a      	mov	r2, r3
 8009794:	2300      	movs	r3, #0
 8009796:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	015a      	lsls	r2, r3, #5
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	4413      	add	r3, r2
 80097a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097a4:	461a      	mov	r2, r3
 80097a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80097aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	3301      	adds	r3, #1
 80097b0:	613b      	str	r3, [r7, #16]
 80097b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d3b7      	bcc.n	800972a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097ba:	2300      	movs	r3, #0
 80097bc:	613b      	str	r3, [r7, #16]
 80097be:	e043      	b.n	8009848 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	015a      	lsls	r2, r3, #5
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	4413      	add	r3, r2
 80097c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097d6:	d118      	bne.n	800980a <USB_DevInit+0x206>
    {
      if (i == 0U)
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d10a      	bne.n	80097f4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	015a      	lsls	r2, r3, #5
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	4413      	add	r3, r2
 80097e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097ea:	461a      	mov	r2, r3
 80097ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	e013      	b.n	800981c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	015a      	lsls	r2, r3, #5
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	4413      	add	r3, r2
 80097fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009800:	461a      	mov	r2, r3
 8009802:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009806:	6013      	str	r3, [r2, #0]
 8009808:	e008      	b.n	800981c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	015a      	lsls	r2, r3, #5
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	4413      	add	r3, r2
 8009812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009816:	461a      	mov	r2, r3
 8009818:	2300      	movs	r3, #0
 800981a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	015a      	lsls	r2, r3, #5
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	4413      	add	r3, r2
 8009824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009828:	461a      	mov	r2, r3
 800982a:	2300      	movs	r3, #0
 800982c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	015a      	lsls	r2, r3, #5
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	4413      	add	r3, r2
 8009836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800983a:	461a      	mov	r2, r3
 800983c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009840:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	3301      	adds	r3, #1
 8009846:	613b      	str	r3, [r7, #16]
 8009848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984a:	693a      	ldr	r2, [r7, #16]
 800984c:	429a      	cmp	r2, r3
 800984e:	d3b7      	bcc.n	80097c0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800985e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009862:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009870:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009874:	2b00      	cmp	r3, #0
 8009876:	d105      	bne.n	8009884 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	699b      	ldr	r3, [r3, #24]
 800987c:	f043 0210 	orr.w	r2, r3, #16
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	699a      	ldr	r2, [r3, #24]
 8009888:	4b0f      	ldr	r3, [pc, #60]	; (80098c8 <USB_DevInit+0x2c4>)
 800988a:	4313      	orrs	r3, r2
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	699b      	ldr	r3, [r3, #24]
 800989a:	f043 0208 	orr.w	r2, r3, #8
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80098a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d107      	bne.n	80098b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80098b0:	f043 0304 	orr.w	r3, r3, #4
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80098b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80098c4:	b004      	add	sp, #16
 80098c6:	4770      	bx	lr
 80098c8:	803c3800 	.word	0x803c3800

080098cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80098d6:	2300      	movs	r3, #0
 80098d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	3301      	adds	r3, #1
 80098de:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	4a13      	ldr	r2, [pc, #76]	; (8009930 <USB_FlushTxFifo+0x64>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d901      	bls.n	80098ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80098e8:	2303      	movs	r3, #3
 80098ea:	e01b      	b.n	8009924 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	daf2      	bge.n	80098da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80098f4:	2300      	movs	r3, #0
 80098f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	019b      	lsls	r3, r3, #6
 80098fc:	f043 0220 	orr.w	r2, r3, #32
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	3301      	adds	r3, #1
 8009908:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4a08      	ldr	r2, [pc, #32]	; (8009930 <USB_FlushTxFifo+0x64>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d901      	bls.n	8009916 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	e006      	b.n	8009924 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	f003 0320 	and.w	r3, r3, #32
 800991e:	2b20      	cmp	r3, #32
 8009920:	d0f0      	beq.n	8009904 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3714      	adds	r7, #20
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr
 8009930:	00030d40 	.word	0x00030d40

08009934 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800993c:	2300      	movs	r3, #0
 800993e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	3301      	adds	r3, #1
 8009944:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	4a11      	ldr	r2, [pc, #68]	; (8009990 <USB_FlushRxFifo+0x5c>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d901      	bls.n	8009952 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800994e:	2303      	movs	r3, #3
 8009950:	e018      	b.n	8009984 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	691b      	ldr	r3, [r3, #16]
 8009956:	2b00      	cmp	r3, #0
 8009958:	daf2      	bge.n	8009940 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800995a:	2300      	movs	r3, #0
 800995c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2210      	movs	r2, #16
 8009962:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	3301      	adds	r3, #1
 8009968:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	4a08      	ldr	r2, [pc, #32]	; (8009990 <USB_FlushRxFifo+0x5c>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d901      	bls.n	8009976 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e006      	b.n	8009984 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	691b      	ldr	r3, [r3, #16]
 800997a:	f003 0310 	and.w	r3, r3, #16
 800997e:	2b10      	cmp	r3, #16
 8009980:	d0f0      	beq.n	8009964 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	3714      	adds	r7, #20
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr
 8009990:	00030d40 	.word	0x00030d40

08009994 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009994:	b480      	push	{r7}
 8009996:	b085      	sub	sp, #20
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	460b      	mov	r3, r1
 800999e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	68f9      	ldr	r1, [r7, #12]
 80099b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80099b4:	4313      	orrs	r3, r2
 80099b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b085      	sub	sp, #20
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80099e0:	f023 0303 	bic.w	r3, r3, #3
 80099e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	68fa      	ldr	r2, [r7, #12]
 80099f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099f4:	f043 0302 	orr.w	r3, r3, #2
 80099f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80099fa:	2300      	movs	r3, #0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3714      	adds	r7, #20
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	695b      	ldr	r3, [r3, #20]
 8009a14:	f003 0301 	and.w	r3, r3, #1
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr

08009a24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b085      	sub	sp, #20
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	3301      	adds	r3, #1
 8009a34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	4a13      	ldr	r2, [pc, #76]	; (8009a88 <USB_CoreReset+0x64>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d901      	bls.n	8009a42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e01b      	b.n	8009a7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	daf2      	bge.n	8009a30 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	f043 0201 	orr.w	r2, r3, #1
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	4a09      	ldr	r2, [pc, #36]	; (8009a88 <USB_CoreReset+0x64>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d901      	bls.n	8009a6c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e006      	b.n	8009a7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d0f0      	beq.n	8009a5a <USB_CoreReset+0x36>

  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
 8009a86:	bf00      	nop
 8009a88:	00030d40 	.word	0x00030d40

08009a8c <std>:
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	b510      	push	{r4, lr}
 8009a90:	4604      	mov	r4, r0
 8009a92:	e9c0 3300 	strd	r3, r3, [r0]
 8009a96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a9a:	6083      	str	r3, [r0, #8]
 8009a9c:	8181      	strh	r1, [r0, #12]
 8009a9e:	6643      	str	r3, [r0, #100]	; 0x64
 8009aa0:	81c2      	strh	r2, [r0, #14]
 8009aa2:	6183      	str	r3, [r0, #24]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	2208      	movs	r2, #8
 8009aa8:	305c      	adds	r0, #92	; 0x5c
 8009aaa:	f000 fa4b 	bl	8009f44 <memset>
 8009aae:	4b0d      	ldr	r3, [pc, #52]	; (8009ae4 <std+0x58>)
 8009ab0:	6263      	str	r3, [r4, #36]	; 0x24
 8009ab2:	4b0d      	ldr	r3, [pc, #52]	; (8009ae8 <std+0x5c>)
 8009ab4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	; (8009aec <std+0x60>)
 8009ab8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009aba:	4b0d      	ldr	r3, [pc, #52]	; (8009af0 <std+0x64>)
 8009abc:	6323      	str	r3, [r4, #48]	; 0x30
 8009abe:	4b0d      	ldr	r3, [pc, #52]	; (8009af4 <std+0x68>)
 8009ac0:	6224      	str	r4, [r4, #32]
 8009ac2:	429c      	cmp	r4, r3
 8009ac4:	d006      	beq.n	8009ad4 <std+0x48>
 8009ac6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009aca:	4294      	cmp	r4, r2
 8009acc:	d002      	beq.n	8009ad4 <std+0x48>
 8009ace:	33d0      	adds	r3, #208	; 0xd0
 8009ad0:	429c      	cmp	r4, r3
 8009ad2:	d105      	bne.n	8009ae0 <std+0x54>
 8009ad4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009adc:	f000 baaa 	b.w	800a034 <__retarget_lock_init_recursive>
 8009ae0:	bd10      	pop	{r4, pc}
 8009ae2:	bf00      	nop
 8009ae4:	08009d95 	.word	0x08009d95
 8009ae8:	08009db7 	.word	0x08009db7
 8009aec:	08009def 	.word	0x08009def
 8009af0:	08009e13 	.word	0x08009e13
 8009af4:	20000b9c 	.word	0x20000b9c

08009af8 <stdio_exit_handler>:
 8009af8:	4a02      	ldr	r2, [pc, #8]	; (8009b04 <stdio_exit_handler+0xc>)
 8009afa:	4903      	ldr	r1, [pc, #12]	; (8009b08 <stdio_exit_handler+0x10>)
 8009afc:	4803      	ldr	r0, [pc, #12]	; (8009b0c <stdio_exit_handler+0x14>)
 8009afe:	f000 b869 	b.w	8009bd4 <_fwalk_sglue>
 8009b02:	bf00      	nop
 8009b04:	20000114 	.word	0x20000114
 8009b08:	0800ab91 	.word	0x0800ab91
 8009b0c:	20000120 	.word	0x20000120

08009b10 <cleanup_stdio>:
 8009b10:	6841      	ldr	r1, [r0, #4]
 8009b12:	4b0c      	ldr	r3, [pc, #48]	; (8009b44 <cleanup_stdio+0x34>)
 8009b14:	4299      	cmp	r1, r3
 8009b16:	b510      	push	{r4, lr}
 8009b18:	4604      	mov	r4, r0
 8009b1a:	d001      	beq.n	8009b20 <cleanup_stdio+0x10>
 8009b1c:	f001 f838 	bl	800ab90 <_fflush_r>
 8009b20:	68a1      	ldr	r1, [r4, #8]
 8009b22:	4b09      	ldr	r3, [pc, #36]	; (8009b48 <cleanup_stdio+0x38>)
 8009b24:	4299      	cmp	r1, r3
 8009b26:	d002      	beq.n	8009b2e <cleanup_stdio+0x1e>
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f001 f831 	bl	800ab90 <_fflush_r>
 8009b2e:	68e1      	ldr	r1, [r4, #12]
 8009b30:	4b06      	ldr	r3, [pc, #24]	; (8009b4c <cleanup_stdio+0x3c>)
 8009b32:	4299      	cmp	r1, r3
 8009b34:	d004      	beq.n	8009b40 <cleanup_stdio+0x30>
 8009b36:	4620      	mov	r0, r4
 8009b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b3c:	f001 b828 	b.w	800ab90 <_fflush_r>
 8009b40:	bd10      	pop	{r4, pc}
 8009b42:	bf00      	nop
 8009b44:	20000b9c 	.word	0x20000b9c
 8009b48:	20000c04 	.word	0x20000c04
 8009b4c:	20000c6c 	.word	0x20000c6c

08009b50 <global_stdio_init.part.0>:
 8009b50:	b510      	push	{r4, lr}
 8009b52:	4b0b      	ldr	r3, [pc, #44]	; (8009b80 <global_stdio_init.part.0+0x30>)
 8009b54:	4c0b      	ldr	r4, [pc, #44]	; (8009b84 <global_stdio_init.part.0+0x34>)
 8009b56:	4a0c      	ldr	r2, [pc, #48]	; (8009b88 <global_stdio_init.part.0+0x38>)
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	2104      	movs	r1, #4
 8009b60:	f7ff ff94 	bl	8009a8c <std>
 8009b64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009b68:	2201      	movs	r2, #1
 8009b6a:	2109      	movs	r1, #9
 8009b6c:	f7ff ff8e 	bl	8009a8c <std>
 8009b70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009b74:	2202      	movs	r2, #2
 8009b76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b7a:	2112      	movs	r1, #18
 8009b7c:	f7ff bf86 	b.w	8009a8c <std>
 8009b80:	20000cd4 	.word	0x20000cd4
 8009b84:	20000b9c 	.word	0x20000b9c
 8009b88:	08009af9 	.word	0x08009af9

08009b8c <__sfp_lock_acquire>:
 8009b8c:	4801      	ldr	r0, [pc, #4]	; (8009b94 <__sfp_lock_acquire+0x8>)
 8009b8e:	f000 ba52 	b.w	800a036 <__retarget_lock_acquire_recursive>
 8009b92:	bf00      	nop
 8009b94:	20000cdd 	.word	0x20000cdd

08009b98 <__sfp_lock_release>:
 8009b98:	4801      	ldr	r0, [pc, #4]	; (8009ba0 <__sfp_lock_release+0x8>)
 8009b9a:	f000 ba4d 	b.w	800a038 <__retarget_lock_release_recursive>
 8009b9e:	bf00      	nop
 8009ba0:	20000cdd 	.word	0x20000cdd

08009ba4 <__sinit>:
 8009ba4:	b510      	push	{r4, lr}
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	f7ff fff0 	bl	8009b8c <__sfp_lock_acquire>
 8009bac:	6a23      	ldr	r3, [r4, #32]
 8009bae:	b11b      	cbz	r3, 8009bb8 <__sinit+0x14>
 8009bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bb4:	f7ff bff0 	b.w	8009b98 <__sfp_lock_release>
 8009bb8:	4b04      	ldr	r3, [pc, #16]	; (8009bcc <__sinit+0x28>)
 8009bba:	6223      	str	r3, [r4, #32]
 8009bbc:	4b04      	ldr	r3, [pc, #16]	; (8009bd0 <__sinit+0x2c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1f5      	bne.n	8009bb0 <__sinit+0xc>
 8009bc4:	f7ff ffc4 	bl	8009b50 <global_stdio_init.part.0>
 8009bc8:	e7f2      	b.n	8009bb0 <__sinit+0xc>
 8009bca:	bf00      	nop
 8009bcc:	08009b11 	.word	0x08009b11
 8009bd0:	20000cd4 	.word	0x20000cd4

08009bd4 <_fwalk_sglue>:
 8009bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bd8:	4607      	mov	r7, r0
 8009bda:	4688      	mov	r8, r1
 8009bdc:	4614      	mov	r4, r2
 8009bde:	2600      	movs	r6, #0
 8009be0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009be4:	f1b9 0901 	subs.w	r9, r9, #1
 8009be8:	d505      	bpl.n	8009bf6 <_fwalk_sglue+0x22>
 8009bea:	6824      	ldr	r4, [r4, #0]
 8009bec:	2c00      	cmp	r4, #0
 8009bee:	d1f7      	bne.n	8009be0 <_fwalk_sglue+0xc>
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bf6:	89ab      	ldrh	r3, [r5, #12]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d907      	bls.n	8009c0c <_fwalk_sglue+0x38>
 8009bfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c00:	3301      	adds	r3, #1
 8009c02:	d003      	beq.n	8009c0c <_fwalk_sglue+0x38>
 8009c04:	4629      	mov	r1, r5
 8009c06:	4638      	mov	r0, r7
 8009c08:	47c0      	blx	r8
 8009c0a:	4306      	orrs	r6, r0
 8009c0c:	3568      	adds	r5, #104	; 0x68
 8009c0e:	e7e9      	b.n	8009be4 <_fwalk_sglue+0x10>

08009c10 <iprintf>:
 8009c10:	b40f      	push	{r0, r1, r2, r3}
 8009c12:	b507      	push	{r0, r1, r2, lr}
 8009c14:	4906      	ldr	r1, [pc, #24]	; (8009c30 <iprintf+0x20>)
 8009c16:	ab04      	add	r3, sp, #16
 8009c18:	6808      	ldr	r0, [r1, #0]
 8009c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c1e:	6881      	ldr	r1, [r0, #8]
 8009c20:	9301      	str	r3, [sp, #4]
 8009c22:	f000 fc85 	bl	800a530 <_vfiprintf_r>
 8009c26:	b003      	add	sp, #12
 8009c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c2c:	b004      	add	sp, #16
 8009c2e:	4770      	bx	lr
 8009c30:	2000016c 	.word	0x2000016c

08009c34 <_puts_r>:
 8009c34:	6a03      	ldr	r3, [r0, #32]
 8009c36:	b570      	push	{r4, r5, r6, lr}
 8009c38:	6884      	ldr	r4, [r0, #8]
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	460e      	mov	r6, r1
 8009c3e:	b90b      	cbnz	r3, 8009c44 <_puts_r+0x10>
 8009c40:	f7ff ffb0 	bl	8009ba4 <__sinit>
 8009c44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c46:	07db      	lsls	r3, r3, #31
 8009c48:	d405      	bmi.n	8009c56 <_puts_r+0x22>
 8009c4a:	89a3      	ldrh	r3, [r4, #12]
 8009c4c:	0598      	lsls	r0, r3, #22
 8009c4e:	d402      	bmi.n	8009c56 <_puts_r+0x22>
 8009c50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c52:	f000 f9f0 	bl	800a036 <__retarget_lock_acquire_recursive>
 8009c56:	89a3      	ldrh	r3, [r4, #12]
 8009c58:	0719      	lsls	r1, r3, #28
 8009c5a:	d513      	bpl.n	8009c84 <_puts_r+0x50>
 8009c5c:	6923      	ldr	r3, [r4, #16]
 8009c5e:	b18b      	cbz	r3, 8009c84 <_puts_r+0x50>
 8009c60:	3e01      	subs	r6, #1
 8009c62:	68a3      	ldr	r3, [r4, #8]
 8009c64:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	b9e9      	cbnz	r1, 8009caa <_puts_r+0x76>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	da2e      	bge.n	8009cd0 <_puts_r+0x9c>
 8009c72:	4622      	mov	r2, r4
 8009c74:	210a      	movs	r1, #10
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 f8cf 	bl	8009e1a <__swbuf_r>
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	d007      	beq.n	8009c90 <_puts_r+0x5c>
 8009c80:	250a      	movs	r5, #10
 8009c82:	e007      	b.n	8009c94 <_puts_r+0x60>
 8009c84:	4621      	mov	r1, r4
 8009c86:	4628      	mov	r0, r5
 8009c88:	f000 f904 	bl	8009e94 <__swsetup_r>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d0e7      	beq.n	8009c60 <_puts_r+0x2c>
 8009c90:	f04f 35ff 	mov.w	r5, #4294967295
 8009c94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c96:	07da      	lsls	r2, r3, #31
 8009c98:	d405      	bmi.n	8009ca6 <_puts_r+0x72>
 8009c9a:	89a3      	ldrh	r3, [r4, #12]
 8009c9c:	059b      	lsls	r3, r3, #22
 8009c9e:	d402      	bmi.n	8009ca6 <_puts_r+0x72>
 8009ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ca2:	f000 f9c9 	bl	800a038 <__retarget_lock_release_recursive>
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	bd70      	pop	{r4, r5, r6, pc}
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	da04      	bge.n	8009cb8 <_puts_r+0x84>
 8009cae:	69a2      	ldr	r2, [r4, #24]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	dc06      	bgt.n	8009cc2 <_puts_r+0x8e>
 8009cb4:	290a      	cmp	r1, #10
 8009cb6:	d004      	beq.n	8009cc2 <_puts_r+0x8e>
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	6022      	str	r2, [r4, #0]
 8009cbe:	7019      	strb	r1, [r3, #0]
 8009cc0:	e7cf      	b.n	8009c62 <_puts_r+0x2e>
 8009cc2:	4622      	mov	r2, r4
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	f000 f8a8 	bl	8009e1a <__swbuf_r>
 8009cca:	3001      	adds	r0, #1
 8009ccc:	d1c9      	bne.n	8009c62 <_puts_r+0x2e>
 8009cce:	e7df      	b.n	8009c90 <_puts_r+0x5c>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	250a      	movs	r5, #10
 8009cd4:	1c5a      	adds	r2, r3, #1
 8009cd6:	6022      	str	r2, [r4, #0]
 8009cd8:	701d      	strb	r5, [r3, #0]
 8009cda:	e7db      	b.n	8009c94 <_puts_r+0x60>

08009cdc <puts>:
 8009cdc:	4b02      	ldr	r3, [pc, #8]	; (8009ce8 <puts+0xc>)
 8009cde:	4601      	mov	r1, r0
 8009ce0:	6818      	ldr	r0, [r3, #0]
 8009ce2:	f7ff bfa7 	b.w	8009c34 <_puts_r>
 8009ce6:	bf00      	nop
 8009ce8:	2000016c 	.word	0x2000016c

08009cec <sniprintf>:
 8009cec:	b40c      	push	{r2, r3}
 8009cee:	b530      	push	{r4, r5, lr}
 8009cf0:	4b17      	ldr	r3, [pc, #92]	; (8009d50 <sniprintf+0x64>)
 8009cf2:	1e0c      	subs	r4, r1, #0
 8009cf4:	681d      	ldr	r5, [r3, #0]
 8009cf6:	b09d      	sub	sp, #116	; 0x74
 8009cf8:	da08      	bge.n	8009d0c <sniprintf+0x20>
 8009cfa:	238b      	movs	r3, #139	; 0x8b
 8009cfc:	602b      	str	r3, [r5, #0]
 8009cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009d02:	b01d      	add	sp, #116	; 0x74
 8009d04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d08:	b002      	add	sp, #8
 8009d0a:	4770      	bx	lr
 8009d0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d14:	bf14      	ite	ne
 8009d16:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d1a:	4623      	moveq	r3, r4
 8009d1c:	9304      	str	r3, [sp, #16]
 8009d1e:	9307      	str	r3, [sp, #28]
 8009d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d24:	9002      	str	r0, [sp, #8]
 8009d26:	9006      	str	r0, [sp, #24]
 8009d28:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d2e:	ab21      	add	r3, sp, #132	; 0x84
 8009d30:	a902      	add	r1, sp, #8
 8009d32:	4628      	mov	r0, r5
 8009d34:	9301      	str	r3, [sp, #4]
 8009d36:	f000 fad3 	bl	800a2e0 <_svfiprintf_r>
 8009d3a:	1c43      	adds	r3, r0, #1
 8009d3c:	bfbc      	itt	lt
 8009d3e:	238b      	movlt	r3, #139	; 0x8b
 8009d40:	602b      	strlt	r3, [r5, #0]
 8009d42:	2c00      	cmp	r4, #0
 8009d44:	d0dd      	beq.n	8009d02 <sniprintf+0x16>
 8009d46:	9b02      	ldr	r3, [sp, #8]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	701a      	strb	r2, [r3, #0]
 8009d4c:	e7d9      	b.n	8009d02 <sniprintf+0x16>
 8009d4e:	bf00      	nop
 8009d50:	2000016c 	.word	0x2000016c

08009d54 <siprintf>:
 8009d54:	b40e      	push	{r1, r2, r3}
 8009d56:	b500      	push	{lr}
 8009d58:	b09c      	sub	sp, #112	; 0x70
 8009d5a:	ab1d      	add	r3, sp, #116	; 0x74
 8009d5c:	9002      	str	r0, [sp, #8]
 8009d5e:	9006      	str	r0, [sp, #24]
 8009d60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009d64:	4809      	ldr	r0, [pc, #36]	; (8009d8c <siprintf+0x38>)
 8009d66:	9107      	str	r1, [sp, #28]
 8009d68:	9104      	str	r1, [sp, #16]
 8009d6a:	4909      	ldr	r1, [pc, #36]	; (8009d90 <siprintf+0x3c>)
 8009d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d70:	9105      	str	r1, [sp, #20]
 8009d72:	6800      	ldr	r0, [r0, #0]
 8009d74:	9301      	str	r3, [sp, #4]
 8009d76:	a902      	add	r1, sp, #8
 8009d78:	f000 fab2 	bl	800a2e0 <_svfiprintf_r>
 8009d7c:	9b02      	ldr	r3, [sp, #8]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	701a      	strb	r2, [r3, #0]
 8009d82:	b01c      	add	sp, #112	; 0x70
 8009d84:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d88:	b003      	add	sp, #12
 8009d8a:	4770      	bx	lr
 8009d8c:	2000016c 	.word	0x2000016c
 8009d90:	ffff0208 	.word	0xffff0208

08009d94 <__sread>:
 8009d94:	b510      	push	{r4, lr}
 8009d96:	460c      	mov	r4, r1
 8009d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d9c:	f000 f8fc 	bl	8009f98 <_read_r>
 8009da0:	2800      	cmp	r0, #0
 8009da2:	bfab      	itete	ge
 8009da4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009da6:	89a3      	ldrhlt	r3, [r4, #12]
 8009da8:	181b      	addge	r3, r3, r0
 8009daa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009dae:	bfac      	ite	ge
 8009db0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009db2:	81a3      	strhlt	r3, [r4, #12]
 8009db4:	bd10      	pop	{r4, pc}

08009db6 <__swrite>:
 8009db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dba:	461f      	mov	r7, r3
 8009dbc:	898b      	ldrh	r3, [r1, #12]
 8009dbe:	05db      	lsls	r3, r3, #23
 8009dc0:	4605      	mov	r5, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	4616      	mov	r6, r2
 8009dc6:	d505      	bpl.n	8009dd4 <__swrite+0x1e>
 8009dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dcc:	2302      	movs	r3, #2
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f000 f8d0 	bl	8009f74 <_lseek_r>
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dde:	81a3      	strh	r3, [r4, #12]
 8009de0:	4632      	mov	r2, r6
 8009de2:	463b      	mov	r3, r7
 8009de4:	4628      	mov	r0, r5
 8009de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dea:	f000 b8e7 	b.w	8009fbc <_write_r>

08009dee <__sseek>:
 8009dee:	b510      	push	{r4, lr}
 8009df0:	460c      	mov	r4, r1
 8009df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df6:	f000 f8bd 	bl	8009f74 <_lseek_r>
 8009dfa:	1c43      	adds	r3, r0, #1
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	bf15      	itete	ne
 8009e00:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e0a:	81a3      	strheq	r3, [r4, #12]
 8009e0c:	bf18      	it	ne
 8009e0e:	81a3      	strhne	r3, [r4, #12]
 8009e10:	bd10      	pop	{r4, pc}

08009e12 <__sclose>:
 8009e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e16:	f000 b89d 	b.w	8009f54 <_close_r>

08009e1a <__swbuf_r>:
 8009e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1c:	460e      	mov	r6, r1
 8009e1e:	4614      	mov	r4, r2
 8009e20:	4605      	mov	r5, r0
 8009e22:	b118      	cbz	r0, 8009e2c <__swbuf_r+0x12>
 8009e24:	6a03      	ldr	r3, [r0, #32]
 8009e26:	b90b      	cbnz	r3, 8009e2c <__swbuf_r+0x12>
 8009e28:	f7ff febc 	bl	8009ba4 <__sinit>
 8009e2c:	69a3      	ldr	r3, [r4, #24]
 8009e2e:	60a3      	str	r3, [r4, #8]
 8009e30:	89a3      	ldrh	r3, [r4, #12]
 8009e32:	071a      	lsls	r2, r3, #28
 8009e34:	d525      	bpl.n	8009e82 <__swbuf_r+0x68>
 8009e36:	6923      	ldr	r3, [r4, #16]
 8009e38:	b31b      	cbz	r3, 8009e82 <__swbuf_r+0x68>
 8009e3a:	6823      	ldr	r3, [r4, #0]
 8009e3c:	6922      	ldr	r2, [r4, #16]
 8009e3e:	1a98      	subs	r0, r3, r2
 8009e40:	6963      	ldr	r3, [r4, #20]
 8009e42:	b2f6      	uxtb	r6, r6
 8009e44:	4283      	cmp	r3, r0
 8009e46:	4637      	mov	r7, r6
 8009e48:	dc04      	bgt.n	8009e54 <__swbuf_r+0x3a>
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	f000 fe9f 	bl	800ab90 <_fflush_r>
 8009e52:	b9e0      	cbnz	r0, 8009e8e <__swbuf_r+0x74>
 8009e54:	68a3      	ldr	r3, [r4, #8]
 8009e56:	3b01      	subs	r3, #1
 8009e58:	60a3      	str	r3, [r4, #8]
 8009e5a:	6823      	ldr	r3, [r4, #0]
 8009e5c:	1c5a      	adds	r2, r3, #1
 8009e5e:	6022      	str	r2, [r4, #0]
 8009e60:	701e      	strb	r6, [r3, #0]
 8009e62:	6962      	ldr	r2, [r4, #20]
 8009e64:	1c43      	adds	r3, r0, #1
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d004      	beq.n	8009e74 <__swbuf_r+0x5a>
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	07db      	lsls	r3, r3, #31
 8009e6e:	d506      	bpl.n	8009e7e <__swbuf_r+0x64>
 8009e70:	2e0a      	cmp	r6, #10
 8009e72:	d104      	bne.n	8009e7e <__swbuf_r+0x64>
 8009e74:	4621      	mov	r1, r4
 8009e76:	4628      	mov	r0, r5
 8009e78:	f000 fe8a 	bl	800ab90 <_fflush_r>
 8009e7c:	b938      	cbnz	r0, 8009e8e <__swbuf_r+0x74>
 8009e7e:	4638      	mov	r0, r7
 8009e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e82:	4621      	mov	r1, r4
 8009e84:	4628      	mov	r0, r5
 8009e86:	f000 f805 	bl	8009e94 <__swsetup_r>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d0d5      	beq.n	8009e3a <__swbuf_r+0x20>
 8009e8e:	f04f 37ff 	mov.w	r7, #4294967295
 8009e92:	e7f4      	b.n	8009e7e <__swbuf_r+0x64>

08009e94 <__swsetup_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4b2a      	ldr	r3, [pc, #168]	; (8009f40 <__swsetup_r+0xac>)
 8009e98:	4605      	mov	r5, r0
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	b118      	cbz	r0, 8009ea8 <__swsetup_r+0x14>
 8009ea0:	6a03      	ldr	r3, [r0, #32]
 8009ea2:	b90b      	cbnz	r3, 8009ea8 <__swsetup_r+0x14>
 8009ea4:	f7ff fe7e 	bl	8009ba4 <__sinit>
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009eae:	0718      	lsls	r0, r3, #28
 8009eb0:	d422      	bmi.n	8009ef8 <__swsetup_r+0x64>
 8009eb2:	06d9      	lsls	r1, r3, #27
 8009eb4:	d407      	bmi.n	8009ec6 <__swsetup_r+0x32>
 8009eb6:	2309      	movs	r3, #9
 8009eb8:	602b      	str	r3, [r5, #0]
 8009eba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ebe:	81a3      	strh	r3, [r4, #12]
 8009ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec4:	e034      	b.n	8009f30 <__swsetup_r+0x9c>
 8009ec6:	0758      	lsls	r0, r3, #29
 8009ec8:	d512      	bpl.n	8009ef0 <__swsetup_r+0x5c>
 8009eca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ecc:	b141      	cbz	r1, 8009ee0 <__swsetup_r+0x4c>
 8009ece:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ed2:	4299      	cmp	r1, r3
 8009ed4:	d002      	beq.n	8009edc <__swsetup_r+0x48>
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f000 f8b0 	bl	800a03c <_free_r>
 8009edc:	2300      	movs	r3, #0
 8009ede:	6363      	str	r3, [r4, #52]	; 0x34
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ee6:	81a3      	strh	r3, [r4, #12]
 8009ee8:	2300      	movs	r3, #0
 8009eea:	6063      	str	r3, [r4, #4]
 8009eec:	6923      	ldr	r3, [r4, #16]
 8009eee:	6023      	str	r3, [r4, #0]
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	f043 0308 	orr.w	r3, r3, #8
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	b94b      	cbnz	r3, 8009f10 <__swsetup_r+0x7c>
 8009efc:	89a3      	ldrh	r3, [r4, #12]
 8009efe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f06:	d003      	beq.n	8009f10 <__swsetup_r+0x7c>
 8009f08:	4621      	mov	r1, r4
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f000 fe8e 	bl	800ac2c <__smakebuf_r>
 8009f10:	89a0      	ldrh	r0, [r4, #12]
 8009f12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f16:	f010 0301 	ands.w	r3, r0, #1
 8009f1a:	d00a      	beq.n	8009f32 <__swsetup_r+0x9e>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60a3      	str	r3, [r4, #8]
 8009f20:	6963      	ldr	r3, [r4, #20]
 8009f22:	425b      	negs	r3, r3
 8009f24:	61a3      	str	r3, [r4, #24]
 8009f26:	6923      	ldr	r3, [r4, #16]
 8009f28:	b943      	cbnz	r3, 8009f3c <__swsetup_r+0xa8>
 8009f2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f2e:	d1c4      	bne.n	8009eba <__swsetup_r+0x26>
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
 8009f32:	0781      	lsls	r1, r0, #30
 8009f34:	bf58      	it	pl
 8009f36:	6963      	ldrpl	r3, [r4, #20]
 8009f38:	60a3      	str	r3, [r4, #8]
 8009f3a:	e7f4      	b.n	8009f26 <__swsetup_r+0x92>
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	e7f7      	b.n	8009f30 <__swsetup_r+0x9c>
 8009f40:	2000016c 	.word	0x2000016c

08009f44 <memset>:
 8009f44:	4402      	add	r2, r0
 8009f46:	4603      	mov	r3, r0
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d100      	bne.n	8009f4e <memset+0xa>
 8009f4c:	4770      	bx	lr
 8009f4e:	f803 1b01 	strb.w	r1, [r3], #1
 8009f52:	e7f9      	b.n	8009f48 <memset+0x4>

08009f54 <_close_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4d06      	ldr	r5, [pc, #24]	; (8009f70 <_close_r+0x1c>)
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4604      	mov	r4, r0
 8009f5c:	4608      	mov	r0, r1
 8009f5e:	602b      	str	r3, [r5, #0]
 8009f60:	f7f8 fbd5 	bl	800270e <_close>
 8009f64:	1c43      	adds	r3, r0, #1
 8009f66:	d102      	bne.n	8009f6e <_close_r+0x1a>
 8009f68:	682b      	ldr	r3, [r5, #0]
 8009f6a:	b103      	cbz	r3, 8009f6e <_close_r+0x1a>
 8009f6c:	6023      	str	r3, [r4, #0]
 8009f6e:	bd38      	pop	{r3, r4, r5, pc}
 8009f70:	20000cd8 	.word	0x20000cd8

08009f74 <_lseek_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d07      	ldr	r5, [pc, #28]	; (8009f94 <_lseek_r+0x20>)
 8009f78:	4604      	mov	r4, r0
 8009f7a:	4608      	mov	r0, r1
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	2200      	movs	r2, #0
 8009f80:	602a      	str	r2, [r5, #0]
 8009f82:	461a      	mov	r2, r3
 8009f84:	f7f8 fbea 	bl	800275c <_lseek>
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	d102      	bne.n	8009f92 <_lseek_r+0x1e>
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	b103      	cbz	r3, 8009f92 <_lseek_r+0x1e>
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	bd38      	pop	{r3, r4, r5, pc}
 8009f94:	20000cd8 	.word	0x20000cd8

08009f98 <_read_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4d07      	ldr	r5, [pc, #28]	; (8009fb8 <_read_r+0x20>)
 8009f9c:	4604      	mov	r4, r0
 8009f9e:	4608      	mov	r0, r1
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	602a      	str	r2, [r5, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f7f8 fb94 	bl	80026d4 <_read>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	d102      	bne.n	8009fb6 <_read_r+0x1e>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	b103      	cbz	r3, 8009fb6 <_read_r+0x1e>
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	20000cd8 	.word	0x20000cd8

08009fbc <_write_r>:
 8009fbc:	b538      	push	{r3, r4, r5, lr}
 8009fbe:	4d07      	ldr	r5, [pc, #28]	; (8009fdc <_write_r+0x20>)
 8009fc0:	4604      	mov	r4, r0
 8009fc2:	4608      	mov	r0, r1
 8009fc4:	4611      	mov	r1, r2
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	602a      	str	r2, [r5, #0]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	f7f7 f946 	bl	800125c <_write>
 8009fd0:	1c43      	adds	r3, r0, #1
 8009fd2:	d102      	bne.n	8009fda <_write_r+0x1e>
 8009fd4:	682b      	ldr	r3, [r5, #0]
 8009fd6:	b103      	cbz	r3, 8009fda <_write_r+0x1e>
 8009fd8:	6023      	str	r3, [r4, #0]
 8009fda:	bd38      	pop	{r3, r4, r5, pc}
 8009fdc:	20000cd8 	.word	0x20000cd8

08009fe0 <__errno>:
 8009fe0:	4b01      	ldr	r3, [pc, #4]	; (8009fe8 <__errno+0x8>)
 8009fe2:	6818      	ldr	r0, [r3, #0]
 8009fe4:	4770      	bx	lr
 8009fe6:	bf00      	nop
 8009fe8:	2000016c 	.word	0x2000016c

08009fec <__libc_init_array>:
 8009fec:	b570      	push	{r4, r5, r6, lr}
 8009fee:	4d0d      	ldr	r5, [pc, #52]	; (800a024 <__libc_init_array+0x38>)
 8009ff0:	4c0d      	ldr	r4, [pc, #52]	; (800a028 <__libc_init_array+0x3c>)
 8009ff2:	1b64      	subs	r4, r4, r5
 8009ff4:	10a4      	asrs	r4, r4, #2
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	42a6      	cmp	r6, r4
 8009ffa:	d109      	bne.n	800a010 <__libc_init_array+0x24>
 8009ffc:	4d0b      	ldr	r5, [pc, #44]	; (800a02c <__libc_init_array+0x40>)
 8009ffe:	4c0c      	ldr	r4, [pc, #48]	; (800a030 <__libc_init_array+0x44>)
 800a000:	f000 fee2 	bl	800adc8 <_init>
 800a004:	1b64      	subs	r4, r4, r5
 800a006:	10a4      	asrs	r4, r4, #2
 800a008:	2600      	movs	r6, #0
 800a00a:	42a6      	cmp	r6, r4
 800a00c:	d105      	bne.n	800a01a <__libc_init_array+0x2e>
 800a00e:	bd70      	pop	{r4, r5, r6, pc}
 800a010:	f855 3b04 	ldr.w	r3, [r5], #4
 800a014:	4798      	blx	r3
 800a016:	3601      	adds	r6, #1
 800a018:	e7ee      	b.n	8009ff8 <__libc_init_array+0xc>
 800a01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a01e:	4798      	blx	r3
 800a020:	3601      	adds	r6, #1
 800a022:	e7f2      	b.n	800a00a <__libc_init_array+0x1e>
 800a024:	0800b13c 	.word	0x0800b13c
 800a028:	0800b13c 	.word	0x0800b13c
 800a02c:	0800b13c 	.word	0x0800b13c
 800a030:	0800b140 	.word	0x0800b140

0800a034 <__retarget_lock_init_recursive>:
 800a034:	4770      	bx	lr

0800a036 <__retarget_lock_acquire_recursive>:
 800a036:	4770      	bx	lr

0800a038 <__retarget_lock_release_recursive>:
 800a038:	4770      	bx	lr
	...

0800a03c <_free_r>:
 800a03c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a03e:	2900      	cmp	r1, #0
 800a040:	d044      	beq.n	800a0cc <_free_r+0x90>
 800a042:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a046:	9001      	str	r0, [sp, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f1a1 0404 	sub.w	r4, r1, #4
 800a04e:	bfb8      	it	lt
 800a050:	18e4      	addlt	r4, r4, r3
 800a052:	f000 f8df 	bl	800a214 <__malloc_lock>
 800a056:	4a1e      	ldr	r2, [pc, #120]	; (800a0d0 <_free_r+0x94>)
 800a058:	9801      	ldr	r0, [sp, #4]
 800a05a:	6813      	ldr	r3, [r2, #0]
 800a05c:	b933      	cbnz	r3, 800a06c <_free_r+0x30>
 800a05e:	6063      	str	r3, [r4, #4]
 800a060:	6014      	str	r4, [r2, #0]
 800a062:	b003      	add	sp, #12
 800a064:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a068:	f000 b8da 	b.w	800a220 <__malloc_unlock>
 800a06c:	42a3      	cmp	r3, r4
 800a06e:	d908      	bls.n	800a082 <_free_r+0x46>
 800a070:	6825      	ldr	r5, [r4, #0]
 800a072:	1961      	adds	r1, r4, r5
 800a074:	428b      	cmp	r3, r1
 800a076:	bf01      	itttt	eq
 800a078:	6819      	ldreq	r1, [r3, #0]
 800a07a:	685b      	ldreq	r3, [r3, #4]
 800a07c:	1949      	addeq	r1, r1, r5
 800a07e:	6021      	streq	r1, [r4, #0]
 800a080:	e7ed      	b.n	800a05e <_free_r+0x22>
 800a082:	461a      	mov	r2, r3
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	b10b      	cbz	r3, 800a08c <_free_r+0x50>
 800a088:	42a3      	cmp	r3, r4
 800a08a:	d9fa      	bls.n	800a082 <_free_r+0x46>
 800a08c:	6811      	ldr	r1, [r2, #0]
 800a08e:	1855      	adds	r5, r2, r1
 800a090:	42a5      	cmp	r5, r4
 800a092:	d10b      	bne.n	800a0ac <_free_r+0x70>
 800a094:	6824      	ldr	r4, [r4, #0]
 800a096:	4421      	add	r1, r4
 800a098:	1854      	adds	r4, r2, r1
 800a09a:	42a3      	cmp	r3, r4
 800a09c:	6011      	str	r1, [r2, #0]
 800a09e:	d1e0      	bne.n	800a062 <_free_r+0x26>
 800a0a0:	681c      	ldr	r4, [r3, #0]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	6053      	str	r3, [r2, #4]
 800a0a6:	440c      	add	r4, r1
 800a0a8:	6014      	str	r4, [r2, #0]
 800a0aa:	e7da      	b.n	800a062 <_free_r+0x26>
 800a0ac:	d902      	bls.n	800a0b4 <_free_r+0x78>
 800a0ae:	230c      	movs	r3, #12
 800a0b0:	6003      	str	r3, [r0, #0]
 800a0b2:	e7d6      	b.n	800a062 <_free_r+0x26>
 800a0b4:	6825      	ldr	r5, [r4, #0]
 800a0b6:	1961      	adds	r1, r4, r5
 800a0b8:	428b      	cmp	r3, r1
 800a0ba:	bf04      	itt	eq
 800a0bc:	6819      	ldreq	r1, [r3, #0]
 800a0be:	685b      	ldreq	r3, [r3, #4]
 800a0c0:	6063      	str	r3, [r4, #4]
 800a0c2:	bf04      	itt	eq
 800a0c4:	1949      	addeq	r1, r1, r5
 800a0c6:	6021      	streq	r1, [r4, #0]
 800a0c8:	6054      	str	r4, [r2, #4]
 800a0ca:	e7ca      	b.n	800a062 <_free_r+0x26>
 800a0cc:	b003      	add	sp, #12
 800a0ce:	bd30      	pop	{r4, r5, pc}
 800a0d0:	20000ce0 	.word	0x20000ce0

0800a0d4 <sbrk_aligned>:
 800a0d4:	b570      	push	{r4, r5, r6, lr}
 800a0d6:	4e0e      	ldr	r6, [pc, #56]	; (800a110 <sbrk_aligned+0x3c>)
 800a0d8:	460c      	mov	r4, r1
 800a0da:	6831      	ldr	r1, [r6, #0]
 800a0dc:	4605      	mov	r5, r0
 800a0de:	b911      	cbnz	r1, 800a0e6 <sbrk_aligned+0x12>
 800a0e0:	f000 fe1c 	bl	800ad1c <_sbrk_r>
 800a0e4:	6030      	str	r0, [r6, #0]
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	f000 fe17 	bl	800ad1c <_sbrk_r>
 800a0ee:	1c43      	adds	r3, r0, #1
 800a0f0:	d00a      	beq.n	800a108 <sbrk_aligned+0x34>
 800a0f2:	1cc4      	adds	r4, r0, #3
 800a0f4:	f024 0403 	bic.w	r4, r4, #3
 800a0f8:	42a0      	cmp	r0, r4
 800a0fa:	d007      	beq.n	800a10c <sbrk_aligned+0x38>
 800a0fc:	1a21      	subs	r1, r4, r0
 800a0fe:	4628      	mov	r0, r5
 800a100:	f000 fe0c 	bl	800ad1c <_sbrk_r>
 800a104:	3001      	adds	r0, #1
 800a106:	d101      	bne.n	800a10c <sbrk_aligned+0x38>
 800a108:	f04f 34ff 	mov.w	r4, #4294967295
 800a10c:	4620      	mov	r0, r4
 800a10e:	bd70      	pop	{r4, r5, r6, pc}
 800a110:	20000ce4 	.word	0x20000ce4

0800a114 <_malloc_r>:
 800a114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a118:	1ccd      	adds	r5, r1, #3
 800a11a:	f025 0503 	bic.w	r5, r5, #3
 800a11e:	3508      	adds	r5, #8
 800a120:	2d0c      	cmp	r5, #12
 800a122:	bf38      	it	cc
 800a124:	250c      	movcc	r5, #12
 800a126:	2d00      	cmp	r5, #0
 800a128:	4607      	mov	r7, r0
 800a12a:	db01      	blt.n	800a130 <_malloc_r+0x1c>
 800a12c:	42a9      	cmp	r1, r5
 800a12e:	d905      	bls.n	800a13c <_malloc_r+0x28>
 800a130:	230c      	movs	r3, #12
 800a132:	603b      	str	r3, [r7, #0]
 800a134:	2600      	movs	r6, #0
 800a136:	4630      	mov	r0, r6
 800a138:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a13c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a210 <_malloc_r+0xfc>
 800a140:	f000 f868 	bl	800a214 <__malloc_lock>
 800a144:	f8d8 3000 	ldr.w	r3, [r8]
 800a148:	461c      	mov	r4, r3
 800a14a:	bb5c      	cbnz	r4, 800a1a4 <_malloc_r+0x90>
 800a14c:	4629      	mov	r1, r5
 800a14e:	4638      	mov	r0, r7
 800a150:	f7ff ffc0 	bl	800a0d4 <sbrk_aligned>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	4604      	mov	r4, r0
 800a158:	d155      	bne.n	800a206 <_malloc_r+0xf2>
 800a15a:	f8d8 4000 	ldr.w	r4, [r8]
 800a15e:	4626      	mov	r6, r4
 800a160:	2e00      	cmp	r6, #0
 800a162:	d145      	bne.n	800a1f0 <_malloc_r+0xdc>
 800a164:	2c00      	cmp	r4, #0
 800a166:	d048      	beq.n	800a1fa <_malloc_r+0xe6>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	4631      	mov	r1, r6
 800a16c:	4638      	mov	r0, r7
 800a16e:	eb04 0903 	add.w	r9, r4, r3
 800a172:	f000 fdd3 	bl	800ad1c <_sbrk_r>
 800a176:	4581      	cmp	r9, r0
 800a178:	d13f      	bne.n	800a1fa <_malloc_r+0xe6>
 800a17a:	6821      	ldr	r1, [r4, #0]
 800a17c:	1a6d      	subs	r5, r5, r1
 800a17e:	4629      	mov	r1, r5
 800a180:	4638      	mov	r0, r7
 800a182:	f7ff ffa7 	bl	800a0d4 <sbrk_aligned>
 800a186:	3001      	adds	r0, #1
 800a188:	d037      	beq.n	800a1fa <_malloc_r+0xe6>
 800a18a:	6823      	ldr	r3, [r4, #0]
 800a18c:	442b      	add	r3, r5
 800a18e:	6023      	str	r3, [r4, #0]
 800a190:	f8d8 3000 	ldr.w	r3, [r8]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d038      	beq.n	800a20a <_malloc_r+0xf6>
 800a198:	685a      	ldr	r2, [r3, #4]
 800a19a:	42a2      	cmp	r2, r4
 800a19c:	d12b      	bne.n	800a1f6 <_malloc_r+0xe2>
 800a19e:	2200      	movs	r2, #0
 800a1a0:	605a      	str	r2, [r3, #4]
 800a1a2:	e00f      	b.n	800a1c4 <_malloc_r+0xb0>
 800a1a4:	6822      	ldr	r2, [r4, #0]
 800a1a6:	1b52      	subs	r2, r2, r5
 800a1a8:	d41f      	bmi.n	800a1ea <_malloc_r+0xd6>
 800a1aa:	2a0b      	cmp	r2, #11
 800a1ac:	d917      	bls.n	800a1de <_malloc_r+0xca>
 800a1ae:	1961      	adds	r1, r4, r5
 800a1b0:	42a3      	cmp	r3, r4
 800a1b2:	6025      	str	r5, [r4, #0]
 800a1b4:	bf18      	it	ne
 800a1b6:	6059      	strne	r1, [r3, #4]
 800a1b8:	6863      	ldr	r3, [r4, #4]
 800a1ba:	bf08      	it	eq
 800a1bc:	f8c8 1000 	streq.w	r1, [r8]
 800a1c0:	5162      	str	r2, [r4, r5]
 800a1c2:	604b      	str	r3, [r1, #4]
 800a1c4:	4638      	mov	r0, r7
 800a1c6:	f104 060b 	add.w	r6, r4, #11
 800a1ca:	f000 f829 	bl	800a220 <__malloc_unlock>
 800a1ce:	f026 0607 	bic.w	r6, r6, #7
 800a1d2:	1d23      	adds	r3, r4, #4
 800a1d4:	1af2      	subs	r2, r6, r3
 800a1d6:	d0ae      	beq.n	800a136 <_malloc_r+0x22>
 800a1d8:	1b9b      	subs	r3, r3, r6
 800a1da:	50a3      	str	r3, [r4, r2]
 800a1dc:	e7ab      	b.n	800a136 <_malloc_r+0x22>
 800a1de:	42a3      	cmp	r3, r4
 800a1e0:	6862      	ldr	r2, [r4, #4]
 800a1e2:	d1dd      	bne.n	800a1a0 <_malloc_r+0x8c>
 800a1e4:	f8c8 2000 	str.w	r2, [r8]
 800a1e8:	e7ec      	b.n	800a1c4 <_malloc_r+0xb0>
 800a1ea:	4623      	mov	r3, r4
 800a1ec:	6864      	ldr	r4, [r4, #4]
 800a1ee:	e7ac      	b.n	800a14a <_malloc_r+0x36>
 800a1f0:	4634      	mov	r4, r6
 800a1f2:	6876      	ldr	r6, [r6, #4]
 800a1f4:	e7b4      	b.n	800a160 <_malloc_r+0x4c>
 800a1f6:	4613      	mov	r3, r2
 800a1f8:	e7cc      	b.n	800a194 <_malloc_r+0x80>
 800a1fa:	230c      	movs	r3, #12
 800a1fc:	603b      	str	r3, [r7, #0]
 800a1fe:	4638      	mov	r0, r7
 800a200:	f000 f80e 	bl	800a220 <__malloc_unlock>
 800a204:	e797      	b.n	800a136 <_malloc_r+0x22>
 800a206:	6025      	str	r5, [r4, #0]
 800a208:	e7dc      	b.n	800a1c4 <_malloc_r+0xb0>
 800a20a:	605b      	str	r3, [r3, #4]
 800a20c:	deff      	udf	#255	; 0xff
 800a20e:	bf00      	nop
 800a210:	20000ce0 	.word	0x20000ce0

0800a214 <__malloc_lock>:
 800a214:	4801      	ldr	r0, [pc, #4]	; (800a21c <__malloc_lock+0x8>)
 800a216:	f7ff bf0e 	b.w	800a036 <__retarget_lock_acquire_recursive>
 800a21a:	bf00      	nop
 800a21c:	20000cdc 	.word	0x20000cdc

0800a220 <__malloc_unlock>:
 800a220:	4801      	ldr	r0, [pc, #4]	; (800a228 <__malloc_unlock+0x8>)
 800a222:	f7ff bf09 	b.w	800a038 <__retarget_lock_release_recursive>
 800a226:	bf00      	nop
 800a228:	20000cdc 	.word	0x20000cdc

0800a22c <__ssputs_r>:
 800a22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a230:	688e      	ldr	r6, [r1, #8]
 800a232:	461f      	mov	r7, r3
 800a234:	42be      	cmp	r6, r7
 800a236:	680b      	ldr	r3, [r1, #0]
 800a238:	4682      	mov	sl, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	4690      	mov	r8, r2
 800a23e:	d82c      	bhi.n	800a29a <__ssputs_r+0x6e>
 800a240:	898a      	ldrh	r2, [r1, #12]
 800a242:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a246:	d026      	beq.n	800a296 <__ssputs_r+0x6a>
 800a248:	6965      	ldr	r5, [r4, #20]
 800a24a:	6909      	ldr	r1, [r1, #16]
 800a24c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a250:	eba3 0901 	sub.w	r9, r3, r1
 800a254:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a258:	1c7b      	adds	r3, r7, #1
 800a25a:	444b      	add	r3, r9
 800a25c:	106d      	asrs	r5, r5, #1
 800a25e:	429d      	cmp	r5, r3
 800a260:	bf38      	it	cc
 800a262:	461d      	movcc	r5, r3
 800a264:	0553      	lsls	r3, r2, #21
 800a266:	d527      	bpl.n	800a2b8 <__ssputs_r+0x8c>
 800a268:	4629      	mov	r1, r5
 800a26a:	f7ff ff53 	bl	800a114 <_malloc_r>
 800a26e:	4606      	mov	r6, r0
 800a270:	b360      	cbz	r0, 800a2cc <__ssputs_r+0xa0>
 800a272:	6921      	ldr	r1, [r4, #16]
 800a274:	464a      	mov	r2, r9
 800a276:	f000 fd61 	bl	800ad3c <memcpy>
 800a27a:	89a3      	ldrh	r3, [r4, #12]
 800a27c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a284:	81a3      	strh	r3, [r4, #12]
 800a286:	6126      	str	r6, [r4, #16]
 800a288:	6165      	str	r5, [r4, #20]
 800a28a:	444e      	add	r6, r9
 800a28c:	eba5 0509 	sub.w	r5, r5, r9
 800a290:	6026      	str	r6, [r4, #0]
 800a292:	60a5      	str	r5, [r4, #8]
 800a294:	463e      	mov	r6, r7
 800a296:	42be      	cmp	r6, r7
 800a298:	d900      	bls.n	800a29c <__ssputs_r+0x70>
 800a29a:	463e      	mov	r6, r7
 800a29c:	6820      	ldr	r0, [r4, #0]
 800a29e:	4632      	mov	r2, r6
 800a2a0:	4641      	mov	r1, r8
 800a2a2:	f000 fcff 	bl	800aca4 <memmove>
 800a2a6:	68a3      	ldr	r3, [r4, #8]
 800a2a8:	1b9b      	subs	r3, r3, r6
 800a2aa:	60a3      	str	r3, [r4, #8]
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	4433      	add	r3, r6
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b8:	462a      	mov	r2, r5
 800a2ba:	f000 fd4d 	bl	800ad58 <_realloc_r>
 800a2be:	4606      	mov	r6, r0
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d1e0      	bne.n	800a286 <__ssputs_r+0x5a>
 800a2c4:	6921      	ldr	r1, [r4, #16]
 800a2c6:	4650      	mov	r0, sl
 800a2c8:	f7ff feb8 	bl	800a03c <_free_r>
 800a2cc:	230c      	movs	r3, #12
 800a2ce:	f8ca 3000 	str.w	r3, [sl]
 800a2d2:	89a3      	ldrh	r3, [r4, #12]
 800a2d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2d8:	81a3      	strh	r3, [r4, #12]
 800a2da:	f04f 30ff 	mov.w	r0, #4294967295
 800a2de:	e7e9      	b.n	800a2b4 <__ssputs_r+0x88>

0800a2e0 <_svfiprintf_r>:
 800a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e4:	4698      	mov	r8, r3
 800a2e6:	898b      	ldrh	r3, [r1, #12]
 800a2e8:	061b      	lsls	r3, r3, #24
 800a2ea:	b09d      	sub	sp, #116	; 0x74
 800a2ec:	4607      	mov	r7, r0
 800a2ee:	460d      	mov	r5, r1
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	d50e      	bpl.n	800a312 <_svfiprintf_r+0x32>
 800a2f4:	690b      	ldr	r3, [r1, #16]
 800a2f6:	b963      	cbnz	r3, 800a312 <_svfiprintf_r+0x32>
 800a2f8:	2140      	movs	r1, #64	; 0x40
 800a2fa:	f7ff ff0b 	bl	800a114 <_malloc_r>
 800a2fe:	6028      	str	r0, [r5, #0]
 800a300:	6128      	str	r0, [r5, #16]
 800a302:	b920      	cbnz	r0, 800a30e <_svfiprintf_r+0x2e>
 800a304:	230c      	movs	r3, #12
 800a306:	603b      	str	r3, [r7, #0]
 800a308:	f04f 30ff 	mov.w	r0, #4294967295
 800a30c:	e0d0      	b.n	800a4b0 <_svfiprintf_r+0x1d0>
 800a30e:	2340      	movs	r3, #64	; 0x40
 800a310:	616b      	str	r3, [r5, #20]
 800a312:	2300      	movs	r3, #0
 800a314:	9309      	str	r3, [sp, #36]	; 0x24
 800a316:	2320      	movs	r3, #32
 800a318:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a31c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a320:	2330      	movs	r3, #48	; 0x30
 800a322:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a4c8 <_svfiprintf_r+0x1e8>
 800a326:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a32a:	f04f 0901 	mov.w	r9, #1
 800a32e:	4623      	mov	r3, r4
 800a330:	469a      	mov	sl, r3
 800a332:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a336:	b10a      	cbz	r2, 800a33c <_svfiprintf_r+0x5c>
 800a338:	2a25      	cmp	r2, #37	; 0x25
 800a33a:	d1f9      	bne.n	800a330 <_svfiprintf_r+0x50>
 800a33c:	ebba 0b04 	subs.w	fp, sl, r4
 800a340:	d00b      	beq.n	800a35a <_svfiprintf_r+0x7a>
 800a342:	465b      	mov	r3, fp
 800a344:	4622      	mov	r2, r4
 800a346:	4629      	mov	r1, r5
 800a348:	4638      	mov	r0, r7
 800a34a:	f7ff ff6f 	bl	800a22c <__ssputs_r>
 800a34e:	3001      	adds	r0, #1
 800a350:	f000 80a9 	beq.w	800a4a6 <_svfiprintf_r+0x1c6>
 800a354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a356:	445a      	add	r2, fp
 800a358:	9209      	str	r2, [sp, #36]	; 0x24
 800a35a:	f89a 3000 	ldrb.w	r3, [sl]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	f000 80a1 	beq.w	800a4a6 <_svfiprintf_r+0x1c6>
 800a364:	2300      	movs	r3, #0
 800a366:	f04f 32ff 	mov.w	r2, #4294967295
 800a36a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a36e:	f10a 0a01 	add.w	sl, sl, #1
 800a372:	9304      	str	r3, [sp, #16]
 800a374:	9307      	str	r3, [sp, #28]
 800a376:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a37a:	931a      	str	r3, [sp, #104]	; 0x68
 800a37c:	4654      	mov	r4, sl
 800a37e:	2205      	movs	r2, #5
 800a380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a384:	4850      	ldr	r0, [pc, #320]	; (800a4c8 <_svfiprintf_r+0x1e8>)
 800a386:	f7f5 ff3b 	bl	8000200 <memchr>
 800a38a:	9a04      	ldr	r2, [sp, #16]
 800a38c:	b9d8      	cbnz	r0, 800a3c6 <_svfiprintf_r+0xe6>
 800a38e:	06d0      	lsls	r0, r2, #27
 800a390:	bf44      	itt	mi
 800a392:	2320      	movmi	r3, #32
 800a394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a398:	0711      	lsls	r1, r2, #28
 800a39a:	bf44      	itt	mi
 800a39c:	232b      	movmi	r3, #43	; 0x2b
 800a39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a3a8:	d015      	beq.n	800a3d6 <_svfiprintf_r+0xf6>
 800a3aa:	9a07      	ldr	r2, [sp, #28]
 800a3ac:	4654      	mov	r4, sl
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	f04f 0c0a 	mov.w	ip, #10
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3ba:	3b30      	subs	r3, #48	; 0x30
 800a3bc:	2b09      	cmp	r3, #9
 800a3be:	d94d      	bls.n	800a45c <_svfiprintf_r+0x17c>
 800a3c0:	b1b0      	cbz	r0, 800a3f0 <_svfiprintf_r+0x110>
 800a3c2:	9207      	str	r2, [sp, #28]
 800a3c4:	e014      	b.n	800a3f0 <_svfiprintf_r+0x110>
 800a3c6:	eba0 0308 	sub.w	r3, r0, r8
 800a3ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	9304      	str	r3, [sp, #16]
 800a3d2:	46a2      	mov	sl, r4
 800a3d4:	e7d2      	b.n	800a37c <_svfiprintf_r+0x9c>
 800a3d6:	9b03      	ldr	r3, [sp, #12]
 800a3d8:	1d19      	adds	r1, r3, #4
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	9103      	str	r1, [sp, #12]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	bfbb      	ittet	lt
 800a3e2:	425b      	neglt	r3, r3
 800a3e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a3e8:	9307      	strge	r3, [sp, #28]
 800a3ea:	9307      	strlt	r3, [sp, #28]
 800a3ec:	bfb8      	it	lt
 800a3ee:	9204      	strlt	r2, [sp, #16]
 800a3f0:	7823      	ldrb	r3, [r4, #0]
 800a3f2:	2b2e      	cmp	r3, #46	; 0x2e
 800a3f4:	d10c      	bne.n	800a410 <_svfiprintf_r+0x130>
 800a3f6:	7863      	ldrb	r3, [r4, #1]
 800a3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3fa:	d134      	bne.n	800a466 <_svfiprintf_r+0x186>
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	1d1a      	adds	r2, r3, #4
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	9203      	str	r2, [sp, #12]
 800a404:	2b00      	cmp	r3, #0
 800a406:	bfb8      	it	lt
 800a408:	f04f 33ff 	movlt.w	r3, #4294967295
 800a40c:	3402      	adds	r4, #2
 800a40e:	9305      	str	r3, [sp, #20]
 800a410:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a4d8 <_svfiprintf_r+0x1f8>
 800a414:	7821      	ldrb	r1, [r4, #0]
 800a416:	2203      	movs	r2, #3
 800a418:	4650      	mov	r0, sl
 800a41a:	f7f5 fef1 	bl	8000200 <memchr>
 800a41e:	b138      	cbz	r0, 800a430 <_svfiprintf_r+0x150>
 800a420:	9b04      	ldr	r3, [sp, #16]
 800a422:	eba0 000a 	sub.w	r0, r0, sl
 800a426:	2240      	movs	r2, #64	; 0x40
 800a428:	4082      	lsls	r2, r0
 800a42a:	4313      	orrs	r3, r2
 800a42c:	3401      	adds	r4, #1
 800a42e:	9304      	str	r3, [sp, #16]
 800a430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a434:	4825      	ldr	r0, [pc, #148]	; (800a4cc <_svfiprintf_r+0x1ec>)
 800a436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a43a:	2206      	movs	r2, #6
 800a43c:	f7f5 fee0 	bl	8000200 <memchr>
 800a440:	2800      	cmp	r0, #0
 800a442:	d038      	beq.n	800a4b6 <_svfiprintf_r+0x1d6>
 800a444:	4b22      	ldr	r3, [pc, #136]	; (800a4d0 <_svfiprintf_r+0x1f0>)
 800a446:	bb1b      	cbnz	r3, 800a490 <_svfiprintf_r+0x1b0>
 800a448:	9b03      	ldr	r3, [sp, #12]
 800a44a:	3307      	adds	r3, #7
 800a44c:	f023 0307 	bic.w	r3, r3, #7
 800a450:	3308      	adds	r3, #8
 800a452:	9303      	str	r3, [sp, #12]
 800a454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a456:	4433      	add	r3, r6
 800a458:	9309      	str	r3, [sp, #36]	; 0x24
 800a45a:	e768      	b.n	800a32e <_svfiprintf_r+0x4e>
 800a45c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a460:	460c      	mov	r4, r1
 800a462:	2001      	movs	r0, #1
 800a464:	e7a6      	b.n	800a3b4 <_svfiprintf_r+0xd4>
 800a466:	2300      	movs	r3, #0
 800a468:	3401      	adds	r4, #1
 800a46a:	9305      	str	r3, [sp, #20]
 800a46c:	4619      	mov	r1, r3
 800a46e:	f04f 0c0a 	mov.w	ip, #10
 800a472:	4620      	mov	r0, r4
 800a474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a478:	3a30      	subs	r2, #48	; 0x30
 800a47a:	2a09      	cmp	r2, #9
 800a47c:	d903      	bls.n	800a486 <_svfiprintf_r+0x1a6>
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d0c6      	beq.n	800a410 <_svfiprintf_r+0x130>
 800a482:	9105      	str	r1, [sp, #20]
 800a484:	e7c4      	b.n	800a410 <_svfiprintf_r+0x130>
 800a486:	fb0c 2101 	mla	r1, ip, r1, r2
 800a48a:	4604      	mov	r4, r0
 800a48c:	2301      	movs	r3, #1
 800a48e:	e7f0      	b.n	800a472 <_svfiprintf_r+0x192>
 800a490:	ab03      	add	r3, sp, #12
 800a492:	9300      	str	r3, [sp, #0]
 800a494:	462a      	mov	r2, r5
 800a496:	4b0f      	ldr	r3, [pc, #60]	; (800a4d4 <_svfiprintf_r+0x1f4>)
 800a498:	a904      	add	r1, sp, #16
 800a49a:	4638      	mov	r0, r7
 800a49c:	f3af 8000 	nop.w
 800a4a0:	1c42      	adds	r2, r0, #1
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	d1d6      	bne.n	800a454 <_svfiprintf_r+0x174>
 800a4a6:	89ab      	ldrh	r3, [r5, #12]
 800a4a8:	065b      	lsls	r3, r3, #25
 800a4aa:	f53f af2d 	bmi.w	800a308 <_svfiprintf_r+0x28>
 800a4ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4b0:	b01d      	add	sp, #116	; 0x74
 800a4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b6:	ab03      	add	r3, sp, #12
 800a4b8:	9300      	str	r3, [sp, #0]
 800a4ba:	462a      	mov	r2, r5
 800a4bc:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <_svfiprintf_r+0x1f4>)
 800a4be:	a904      	add	r1, sp, #16
 800a4c0:	4638      	mov	r0, r7
 800a4c2:	f000 f9bd 	bl	800a840 <_printf_i>
 800a4c6:	e7eb      	b.n	800a4a0 <_svfiprintf_r+0x1c0>
 800a4c8:	0800b100 	.word	0x0800b100
 800a4cc:	0800b10a 	.word	0x0800b10a
 800a4d0:	00000000 	.word	0x00000000
 800a4d4:	0800a22d 	.word	0x0800a22d
 800a4d8:	0800b106 	.word	0x0800b106

0800a4dc <__sfputc_r>:
 800a4dc:	6893      	ldr	r3, [r2, #8]
 800a4de:	3b01      	subs	r3, #1
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	b410      	push	{r4}
 800a4e4:	6093      	str	r3, [r2, #8]
 800a4e6:	da08      	bge.n	800a4fa <__sfputc_r+0x1e>
 800a4e8:	6994      	ldr	r4, [r2, #24]
 800a4ea:	42a3      	cmp	r3, r4
 800a4ec:	db01      	blt.n	800a4f2 <__sfputc_r+0x16>
 800a4ee:	290a      	cmp	r1, #10
 800a4f0:	d103      	bne.n	800a4fa <__sfputc_r+0x1e>
 800a4f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4f6:	f7ff bc90 	b.w	8009e1a <__swbuf_r>
 800a4fa:	6813      	ldr	r3, [r2, #0]
 800a4fc:	1c58      	adds	r0, r3, #1
 800a4fe:	6010      	str	r0, [r2, #0]
 800a500:	7019      	strb	r1, [r3, #0]
 800a502:	4608      	mov	r0, r1
 800a504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a508:	4770      	bx	lr

0800a50a <__sfputs_r>:
 800a50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50c:	4606      	mov	r6, r0
 800a50e:	460f      	mov	r7, r1
 800a510:	4614      	mov	r4, r2
 800a512:	18d5      	adds	r5, r2, r3
 800a514:	42ac      	cmp	r4, r5
 800a516:	d101      	bne.n	800a51c <__sfputs_r+0x12>
 800a518:	2000      	movs	r0, #0
 800a51a:	e007      	b.n	800a52c <__sfputs_r+0x22>
 800a51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a520:	463a      	mov	r2, r7
 800a522:	4630      	mov	r0, r6
 800a524:	f7ff ffda 	bl	800a4dc <__sfputc_r>
 800a528:	1c43      	adds	r3, r0, #1
 800a52a:	d1f3      	bne.n	800a514 <__sfputs_r+0xa>
 800a52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a530 <_vfiprintf_r>:
 800a530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a534:	460d      	mov	r5, r1
 800a536:	b09d      	sub	sp, #116	; 0x74
 800a538:	4614      	mov	r4, r2
 800a53a:	4698      	mov	r8, r3
 800a53c:	4606      	mov	r6, r0
 800a53e:	b118      	cbz	r0, 800a548 <_vfiprintf_r+0x18>
 800a540:	6a03      	ldr	r3, [r0, #32]
 800a542:	b90b      	cbnz	r3, 800a548 <_vfiprintf_r+0x18>
 800a544:	f7ff fb2e 	bl	8009ba4 <__sinit>
 800a548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a54a:	07d9      	lsls	r1, r3, #31
 800a54c:	d405      	bmi.n	800a55a <_vfiprintf_r+0x2a>
 800a54e:	89ab      	ldrh	r3, [r5, #12]
 800a550:	059a      	lsls	r2, r3, #22
 800a552:	d402      	bmi.n	800a55a <_vfiprintf_r+0x2a>
 800a554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a556:	f7ff fd6e 	bl	800a036 <__retarget_lock_acquire_recursive>
 800a55a:	89ab      	ldrh	r3, [r5, #12]
 800a55c:	071b      	lsls	r3, r3, #28
 800a55e:	d501      	bpl.n	800a564 <_vfiprintf_r+0x34>
 800a560:	692b      	ldr	r3, [r5, #16]
 800a562:	b99b      	cbnz	r3, 800a58c <_vfiprintf_r+0x5c>
 800a564:	4629      	mov	r1, r5
 800a566:	4630      	mov	r0, r6
 800a568:	f7ff fc94 	bl	8009e94 <__swsetup_r>
 800a56c:	b170      	cbz	r0, 800a58c <_vfiprintf_r+0x5c>
 800a56e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a570:	07dc      	lsls	r4, r3, #31
 800a572:	d504      	bpl.n	800a57e <_vfiprintf_r+0x4e>
 800a574:	f04f 30ff 	mov.w	r0, #4294967295
 800a578:	b01d      	add	sp, #116	; 0x74
 800a57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a57e:	89ab      	ldrh	r3, [r5, #12]
 800a580:	0598      	lsls	r0, r3, #22
 800a582:	d4f7      	bmi.n	800a574 <_vfiprintf_r+0x44>
 800a584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a586:	f7ff fd57 	bl	800a038 <__retarget_lock_release_recursive>
 800a58a:	e7f3      	b.n	800a574 <_vfiprintf_r+0x44>
 800a58c:	2300      	movs	r3, #0
 800a58e:	9309      	str	r3, [sp, #36]	; 0x24
 800a590:	2320      	movs	r3, #32
 800a592:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a596:	f8cd 800c 	str.w	r8, [sp, #12]
 800a59a:	2330      	movs	r3, #48	; 0x30
 800a59c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a750 <_vfiprintf_r+0x220>
 800a5a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5a4:	f04f 0901 	mov.w	r9, #1
 800a5a8:	4623      	mov	r3, r4
 800a5aa:	469a      	mov	sl, r3
 800a5ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5b0:	b10a      	cbz	r2, 800a5b6 <_vfiprintf_r+0x86>
 800a5b2:	2a25      	cmp	r2, #37	; 0x25
 800a5b4:	d1f9      	bne.n	800a5aa <_vfiprintf_r+0x7a>
 800a5b6:	ebba 0b04 	subs.w	fp, sl, r4
 800a5ba:	d00b      	beq.n	800a5d4 <_vfiprintf_r+0xa4>
 800a5bc:	465b      	mov	r3, fp
 800a5be:	4622      	mov	r2, r4
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f7ff ffa1 	bl	800a50a <__sfputs_r>
 800a5c8:	3001      	adds	r0, #1
 800a5ca:	f000 80a9 	beq.w	800a720 <_vfiprintf_r+0x1f0>
 800a5ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5d0:	445a      	add	r2, fp
 800a5d2:	9209      	str	r2, [sp, #36]	; 0x24
 800a5d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 80a1 	beq.w	800a720 <_vfiprintf_r+0x1f0>
 800a5de:	2300      	movs	r3, #0
 800a5e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5e8:	f10a 0a01 	add.w	sl, sl, #1
 800a5ec:	9304      	str	r3, [sp, #16]
 800a5ee:	9307      	str	r3, [sp, #28]
 800a5f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5f4:	931a      	str	r3, [sp, #104]	; 0x68
 800a5f6:	4654      	mov	r4, sl
 800a5f8:	2205      	movs	r2, #5
 800a5fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5fe:	4854      	ldr	r0, [pc, #336]	; (800a750 <_vfiprintf_r+0x220>)
 800a600:	f7f5 fdfe 	bl	8000200 <memchr>
 800a604:	9a04      	ldr	r2, [sp, #16]
 800a606:	b9d8      	cbnz	r0, 800a640 <_vfiprintf_r+0x110>
 800a608:	06d1      	lsls	r1, r2, #27
 800a60a:	bf44      	itt	mi
 800a60c:	2320      	movmi	r3, #32
 800a60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a612:	0713      	lsls	r3, r2, #28
 800a614:	bf44      	itt	mi
 800a616:	232b      	movmi	r3, #43	; 0x2b
 800a618:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a61c:	f89a 3000 	ldrb.w	r3, [sl]
 800a620:	2b2a      	cmp	r3, #42	; 0x2a
 800a622:	d015      	beq.n	800a650 <_vfiprintf_r+0x120>
 800a624:	9a07      	ldr	r2, [sp, #28]
 800a626:	4654      	mov	r4, sl
 800a628:	2000      	movs	r0, #0
 800a62a:	f04f 0c0a 	mov.w	ip, #10
 800a62e:	4621      	mov	r1, r4
 800a630:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a634:	3b30      	subs	r3, #48	; 0x30
 800a636:	2b09      	cmp	r3, #9
 800a638:	d94d      	bls.n	800a6d6 <_vfiprintf_r+0x1a6>
 800a63a:	b1b0      	cbz	r0, 800a66a <_vfiprintf_r+0x13a>
 800a63c:	9207      	str	r2, [sp, #28]
 800a63e:	e014      	b.n	800a66a <_vfiprintf_r+0x13a>
 800a640:	eba0 0308 	sub.w	r3, r0, r8
 800a644:	fa09 f303 	lsl.w	r3, r9, r3
 800a648:	4313      	orrs	r3, r2
 800a64a:	9304      	str	r3, [sp, #16]
 800a64c:	46a2      	mov	sl, r4
 800a64e:	e7d2      	b.n	800a5f6 <_vfiprintf_r+0xc6>
 800a650:	9b03      	ldr	r3, [sp, #12]
 800a652:	1d19      	adds	r1, r3, #4
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	9103      	str	r1, [sp, #12]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	bfbb      	ittet	lt
 800a65c:	425b      	neglt	r3, r3
 800a65e:	f042 0202 	orrlt.w	r2, r2, #2
 800a662:	9307      	strge	r3, [sp, #28]
 800a664:	9307      	strlt	r3, [sp, #28]
 800a666:	bfb8      	it	lt
 800a668:	9204      	strlt	r2, [sp, #16]
 800a66a:	7823      	ldrb	r3, [r4, #0]
 800a66c:	2b2e      	cmp	r3, #46	; 0x2e
 800a66e:	d10c      	bne.n	800a68a <_vfiprintf_r+0x15a>
 800a670:	7863      	ldrb	r3, [r4, #1]
 800a672:	2b2a      	cmp	r3, #42	; 0x2a
 800a674:	d134      	bne.n	800a6e0 <_vfiprintf_r+0x1b0>
 800a676:	9b03      	ldr	r3, [sp, #12]
 800a678:	1d1a      	adds	r2, r3, #4
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	9203      	str	r2, [sp, #12]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	bfb8      	it	lt
 800a682:	f04f 33ff 	movlt.w	r3, #4294967295
 800a686:	3402      	adds	r4, #2
 800a688:	9305      	str	r3, [sp, #20]
 800a68a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a760 <_vfiprintf_r+0x230>
 800a68e:	7821      	ldrb	r1, [r4, #0]
 800a690:	2203      	movs	r2, #3
 800a692:	4650      	mov	r0, sl
 800a694:	f7f5 fdb4 	bl	8000200 <memchr>
 800a698:	b138      	cbz	r0, 800a6aa <_vfiprintf_r+0x17a>
 800a69a:	9b04      	ldr	r3, [sp, #16]
 800a69c:	eba0 000a 	sub.w	r0, r0, sl
 800a6a0:	2240      	movs	r2, #64	; 0x40
 800a6a2:	4082      	lsls	r2, r0
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	3401      	adds	r4, #1
 800a6a8:	9304      	str	r3, [sp, #16]
 800a6aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ae:	4829      	ldr	r0, [pc, #164]	; (800a754 <_vfiprintf_r+0x224>)
 800a6b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6b4:	2206      	movs	r2, #6
 800a6b6:	f7f5 fda3 	bl	8000200 <memchr>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	d03f      	beq.n	800a73e <_vfiprintf_r+0x20e>
 800a6be:	4b26      	ldr	r3, [pc, #152]	; (800a758 <_vfiprintf_r+0x228>)
 800a6c0:	bb1b      	cbnz	r3, 800a70a <_vfiprintf_r+0x1da>
 800a6c2:	9b03      	ldr	r3, [sp, #12]
 800a6c4:	3307      	adds	r3, #7
 800a6c6:	f023 0307 	bic.w	r3, r3, #7
 800a6ca:	3308      	adds	r3, #8
 800a6cc:	9303      	str	r3, [sp, #12]
 800a6ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d0:	443b      	add	r3, r7
 800a6d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6d4:	e768      	b.n	800a5a8 <_vfiprintf_r+0x78>
 800a6d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6da:	460c      	mov	r4, r1
 800a6dc:	2001      	movs	r0, #1
 800a6de:	e7a6      	b.n	800a62e <_vfiprintf_r+0xfe>
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	3401      	adds	r4, #1
 800a6e4:	9305      	str	r3, [sp, #20]
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	f04f 0c0a 	mov.w	ip, #10
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6f2:	3a30      	subs	r2, #48	; 0x30
 800a6f4:	2a09      	cmp	r2, #9
 800a6f6:	d903      	bls.n	800a700 <_vfiprintf_r+0x1d0>
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d0c6      	beq.n	800a68a <_vfiprintf_r+0x15a>
 800a6fc:	9105      	str	r1, [sp, #20]
 800a6fe:	e7c4      	b.n	800a68a <_vfiprintf_r+0x15a>
 800a700:	fb0c 2101 	mla	r1, ip, r1, r2
 800a704:	4604      	mov	r4, r0
 800a706:	2301      	movs	r3, #1
 800a708:	e7f0      	b.n	800a6ec <_vfiprintf_r+0x1bc>
 800a70a:	ab03      	add	r3, sp, #12
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	462a      	mov	r2, r5
 800a710:	4b12      	ldr	r3, [pc, #72]	; (800a75c <_vfiprintf_r+0x22c>)
 800a712:	a904      	add	r1, sp, #16
 800a714:	4630      	mov	r0, r6
 800a716:	f3af 8000 	nop.w
 800a71a:	4607      	mov	r7, r0
 800a71c:	1c78      	adds	r0, r7, #1
 800a71e:	d1d6      	bne.n	800a6ce <_vfiprintf_r+0x19e>
 800a720:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a722:	07d9      	lsls	r1, r3, #31
 800a724:	d405      	bmi.n	800a732 <_vfiprintf_r+0x202>
 800a726:	89ab      	ldrh	r3, [r5, #12]
 800a728:	059a      	lsls	r2, r3, #22
 800a72a:	d402      	bmi.n	800a732 <_vfiprintf_r+0x202>
 800a72c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a72e:	f7ff fc83 	bl	800a038 <__retarget_lock_release_recursive>
 800a732:	89ab      	ldrh	r3, [r5, #12]
 800a734:	065b      	lsls	r3, r3, #25
 800a736:	f53f af1d 	bmi.w	800a574 <_vfiprintf_r+0x44>
 800a73a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a73c:	e71c      	b.n	800a578 <_vfiprintf_r+0x48>
 800a73e:	ab03      	add	r3, sp, #12
 800a740:	9300      	str	r3, [sp, #0]
 800a742:	462a      	mov	r2, r5
 800a744:	4b05      	ldr	r3, [pc, #20]	; (800a75c <_vfiprintf_r+0x22c>)
 800a746:	a904      	add	r1, sp, #16
 800a748:	4630      	mov	r0, r6
 800a74a:	f000 f879 	bl	800a840 <_printf_i>
 800a74e:	e7e4      	b.n	800a71a <_vfiprintf_r+0x1ea>
 800a750:	0800b100 	.word	0x0800b100
 800a754:	0800b10a 	.word	0x0800b10a
 800a758:	00000000 	.word	0x00000000
 800a75c:	0800a50b 	.word	0x0800a50b
 800a760:	0800b106 	.word	0x0800b106

0800a764 <_printf_common>:
 800a764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a768:	4616      	mov	r6, r2
 800a76a:	4699      	mov	r9, r3
 800a76c:	688a      	ldr	r2, [r1, #8]
 800a76e:	690b      	ldr	r3, [r1, #16]
 800a770:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a774:	4293      	cmp	r3, r2
 800a776:	bfb8      	it	lt
 800a778:	4613      	movlt	r3, r2
 800a77a:	6033      	str	r3, [r6, #0]
 800a77c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a780:	4607      	mov	r7, r0
 800a782:	460c      	mov	r4, r1
 800a784:	b10a      	cbz	r2, 800a78a <_printf_common+0x26>
 800a786:	3301      	adds	r3, #1
 800a788:	6033      	str	r3, [r6, #0]
 800a78a:	6823      	ldr	r3, [r4, #0]
 800a78c:	0699      	lsls	r1, r3, #26
 800a78e:	bf42      	ittt	mi
 800a790:	6833      	ldrmi	r3, [r6, #0]
 800a792:	3302      	addmi	r3, #2
 800a794:	6033      	strmi	r3, [r6, #0]
 800a796:	6825      	ldr	r5, [r4, #0]
 800a798:	f015 0506 	ands.w	r5, r5, #6
 800a79c:	d106      	bne.n	800a7ac <_printf_common+0x48>
 800a79e:	f104 0a19 	add.w	sl, r4, #25
 800a7a2:	68e3      	ldr	r3, [r4, #12]
 800a7a4:	6832      	ldr	r2, [r6, #0]
 800a7a6:	1a9b      	subs	r3, r3, r2
 800a7a8:	42ab      	cmp	r3, r5
 800a7aa:	dc26      	bgt.n	800a7fa <_printf_common+0x96>
 800a7ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a7b0:	1e13      	subs	r3, r2, #0
 800a7b2:	6822      	ldr	r2, [r4, #0]
 800a7b4:	bf18      	it	ne
 800a7b6:	2301      	movne	r3, #1
 800a7b8:	0692      	lsls	r2, r2, #26
 800a7ba:	d42b      	bmi.n	800a814 <_printf_common+0xb0>
 800a7bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a7c0:	4649      	mov	r1, r9
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	47c0      	blx	r8
 800a7c6:	3001      	adds	r0, #1
 800a7c8:	d01e      	beq.n	800a808 <_printf_common+0xa4>
 800a7ca:	6823      	ldr	r3, [r4, #0]
 800a7cc:	6922      	ldr	r2, [r4, #16]
 800a7ce:	f003 0306 	and.w	r3, r3, #6
 800a7d2:	2b04      	cmp	r3, #4
 800a7d4:	bf02      	ittt	eq
 800a7d6:	68e5      	ldreq	r5, [r4, #12]
 800a7d8:	6833      	ldreq	r3, [r6, #0]
 800a7da:	1aed      	subeq	r5, r5, r3
 800a7dc:	68a3      	ldr	r3, [r4, #8]
 800a7de:	bf0c      	ite	eq
 800a7e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a7e4:	2500      	movne	r5, #0
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	bfc4      	itt	gt
 800a7ea:	1a9b      	subgt	r3, r3, r2
 800a7ec:	18ed      	addgt	r5, r5, r3
 800a7ee:	2600      	movs	r6, #0
 800a7f0:	341a      	adds	r4, #26
 800a7f2:	42b5      	cmp	r5, r6
 800a7f4:	d11a      	bne.n	800a82c <_printf_common+0xc8>
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	e008      	b.n	800a80c <_printf_common+0xa8>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	4652      	mov	r2, sl
 800a7fe:	4649      	mov	r1, r9
 800a800:	4638      	mov	r0, r7
 800a802:	47c0      	blx	r8
 800a804:	3001      	adds	r0, #1
 800a806:	d103      	bne.n	800a810 <_printf_common+0xac>
 800a808:	f04f 30ff 	mov.w	r0, #4294967295
 800a80c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a810:	3501      	adds	r5, #1
 800a812:	e7c6      	b.n	800a7a2 <_printf_common+0x3e>
 800a814:	18e1      	adds	r1, r4, r3
 800a816:	1c5a      	adds	r2, r3, #1
 800a818:	2030      	movs	r0, #48	; 0x30
 800a81a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a81e:	4422      	add	r2, r4
 800a820:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a824:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a828:	3302      	adds	r3, #2
 800a82a:	e7c7      	b.n	800a7bc <_printf_common+0x58>
 800a82c:	2301      	movs	r3, #1
 800a82e:	4622      	mov	r2, r4
 800a830:	4649      	mov	r1, r9
 800a832:	4638      	mov	r0, r7
 800a834:	47c0      	blx	r8
 800a836:	3001      	adds	r0, #1
 800a838:	d0e6      	beq.n	800a808 <_printf_common+0xa4>
 800a83a:	3601      	adds	r6, #1
 800a83c:	e7d9      	b.n	800a7f2 <_printf_common+0x8e>
	...

0800a840 <_printf_i>:
 800a840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a844:	7e0f      	ldrb	r7, [r1, #24]
 800a846:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a848:	2f78      	cmp	r7, #120	; 0x78
 800a84a:	4691      	mov	r9, r2
 800a84c:	4680      	mov	r8, r0
 800a84e:	460c      	mov	r4, r1
 800a850:	469a      	mov	sl, r3
 800a852:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a856:	d807      	bhi.n	800a868 <_printf_i+0x28>
 800a858:	2f62      	cmp	r7, #98	; 0x62
 800a85a:	d80a      	bhi.n	800a872 <_printf_i+0x32>
 800a85c:	2f00      	cmp	r7, #0
 800a85e:	f000 80d4 	beq.w	800aa0a <_printf_i+0x1ca>
 800a862:	2f58      	cmp	r7, #88	; 0x58
 800a864:	f000 80c0 	beq.w	800a9e8 <_printf_i+0x1a8>
 800a868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a86c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a870:	e03a      	b.n	800a8e8 <_printf_i+0xa8>
 800a872:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a876:	2b15      	cmp	r3, #21
 800a878:	d8f6      	bhi.n	800a868 <_printf_i+0x28>
 800a87a:	a101      	add	r1, pc, #4	; (adr r1, 800a880 <_printf_i+0x40>)
 800a87c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a880:	0800a8d9 	.word	0x0800a8d9
 800a884:	0800a8ed 	.word	0x0800a8ed
 800a888:	0800a869 	.word	0x0800a869
 800a88c:	0800a869 	.word	0x0800a869
 800a890:	0800a869 	.word	0x0800a869
 800a894:	0800a869 	.word	0x0800a869
 800a898:	0800a8ed 	.word	0x0800a8ed
 800a89c:	0800a869 	.word	0x0800a869
 800a8a0:	0800a869 	.word	0x0800a869
 800a8a4:	0800a869 	.word	0x0800a869
 800a8a8:	0800a869 	.word	0x0800a869
 800a8ac:	0800a9f1 	.word	0x0800a9f1
 800a8b0:	0800a919 	.word	0x0800a919
 800a8b4:	0800a9ab 	.word	0x0800a9ab
 800a8b8:	0800a869 	.word	0x0800a869
 800a8bc:	0800a869 	.word	0x0800a869
 800a8c0:	0800aa13 	.word	0x0800aa13
 800a8c4:	0800a869 	.word	0x0800a869
 800a8c8:	0800a919 	.word	0x0800a919
 800a8cc:	0800a869 	.word	0x0800a869
 800a8d0:	0800a869 	.word	0x0800a869
 800a8d4:	0800a9b3 	.word	0x0800a9b3
 800a8d8:	682b      	ldr	r3, [r5, #0]
 800a8da:	1d1a      	adds	r2, r3, #4
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	602a      	str	r2, [r5, #0]
 800a8e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	e09f      	b.n	800aa2c <_printf_i+0x1ec>
 800a8ec:	6820      	ldr	r0, [r4, #0]
 800a8ee:	682b      	ldr	r3, [r5, #0]
 800a8f0:	0607      	lsls	r7, r0, #24
 800a8f2:	f103 0104 	add.w	r1, r3, #4
 800a8f6:	6029      	str	r1, [r5, #0]
 800a8f8:	d501      	bpl.n	800a8fe <_printf_i+0xbe>
 800a8fa:	681e      	ldr	r6, [r3, #0]
 800a8fc:	e003      	b.n	800a906 <_printf_i+0xc6>
 800a8fe:	0646      	lsls	r6, r0, #25
 800a900:	d5fb      	bpl.n	800a8fa <_printf_i+0xba>
 800a902:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a906:	2e00      	cmp	r6, #0
 800a908:	da03      	bge.n	800a912 <_printf_i+0xd2>
 800a90a:	232d      	movs	r3, #45	; 0x2d
 800a90c:	4276      	negs	r6, r6
 800a90e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a912:	485a      	ldr	r0, [pc, #360]	; (800aa7c <_printf_i+0x23c>)
 800a914:	230a      	movs	r3, #10
 800a916:	e012      	b.n	800a93e <_printf_i+0xfe>
 800a918:	682b      	ldr	r3, [r5, #0]
 800a91a:	6820      	ldr	r0, [r4, #0]
 800a91c:	1d19      	adds	r1, r3, #4
 800a91e:	6029      	str	r1, [r5, #0]
 800a920:	0605      	lsls	r5, r0, #24
 800a922:	d501      	bpl.n	800a928 <_printf_i+0xe8>
 800a924:	681e      	ldr	r6, [r3, #0]
 800a926:	e002      	b.n	800a92e <_printf_i+0xee>
 800a928:	0641      	lsls	r1, r0, #25
 800a92a:	d5fb      	bpl.n	800a924 <_printf_i+0xe4>
 800a92c:	881e      	ldrh	r6, [r3, #0]
 800a92e:	4853      	ldr	r0, [pc, #332]	; (800aa7c <_printf_i+0x23c>)
 800a930:	2f6f      	cmp	r7, #111	; 0x6f
 800a932:	bf0c      	ite	eq
 800a934:	2308      	moveq	r3, #8
 800a936:	230a      	movne	r3, #10
 800a938:	2100      	movs	r1, #0
 800a93a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a93e:	6865      	ldr	r5, [r4, #4]
 800a940:	60a5      	str	r5, [r4, #8]
 800a942:	2d00      	cmp	r5, #0
 800a944:	bfa2      	ittt	ge
 800a946:	6821      	ldrge	r1, [r4, #0]
 800a948:	f021 0104 	bicge.w	r1, r1, #4
 800a94c:	6021      	strge	r1, [r4, #0]
 800a94e:	b90e      	cbnz	r6, 800a954 <_printf_i+0x114>
 800a950:	2d00      	cmp	r5, #0
 800a952:	d04b      	beq.n	800a9ec <_printf_i+0x1ac>
 800a954:	4615      	mov	r5, r2
 800a956:	fbb6 f1f3 	udiv	r1, r6, r3
 800a95a:	fb03 6711 	mls	r7, r3, r1, r6
 800a95e:	5dc7      	ldrb	r7, [r0, r7]
 800a960:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a964:	4637      	mov	r7, r6
 800a966:	42bb      	cmp	r3, r7
 800a968:	460e      	mov	r6, r1
 800a96a:	d9f4      	bls.n	800a956 <_printf_i+0x116>
 800a96c:	2b08      	cmp	r3, #8
 800a96e:	d10b      	bne.n	800a988 <_printf_i+0x148>
 800a970:	6823      	ldr	r3, [r4, #0]
 800a972:	07de      	lsls	r6, r3, #31
 800a974:	d508      	bpl.n	800a988 <_printf_i+0x148>
 800a976:	6923      	ldr	r3, [r4, #16]
 800a978:	6861      	ldr	r1, [r4, #4]
 800a97a:	4299      	cmp	r1, r3
 800a97c:	bfde      	ittt	le
 800a97e:	2330      	movle	r3, #48	; 0x30
 800a980:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a984:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a988:	1b52      	subs	r2, r2, r5
 800a98a:	6122      	str	r2, [r4, #16]
 800a98c:	f8cd a000 	str.w	sl, [sp]
 800a990:	464b      	mov	r3, r9
 800a992:	aa03      	add	r2, sp, #12
 800a994:	4621      	mov	r1, r4
 800a996:	4640      	mov	r0, r8
 800a998:	f7ff fee4 	bl	800a764 <_printf_common>
 800a99c:	3001      	adds	r0, #1
 800a99e:	d14a      	bne.n	800aa36 <_printf_i+0x1f6>
 800a9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a4:	b004      	add	sp, #16
 800a9a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9aa:	6823      	ldr	r3, [r4, #0]
 800a9ac:	f043 0320 	orr.w	r3, r3, #32
 800a9b0:	6023      	str	r3, [r4, #0]
 800a9b2:	4833      	ldr	r0, [pc, #204]	; (800aa80 <_printf_i+0x240>)
 800a9b4:	2778      	movs	r7, #120	; 0x78
 800a9b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a9ba:	6823      	ldr	r3, [r4, #0]
 800a9bc:	6829      	ldr	r1, [r5, #0]
 800a9be:	061f      	lsls	r7, r3, #24
 800a9c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800a9c4:	d402      	bmi.n	800a9cc <_printf_i+0x18c>
 800a9c6:	065f      	lsls	r7, r3, #25
 800a9c8:	bf48      	it	mi
 800a9ca:	b2b6      	uxthmi	r6, r6
 800a9cc:	07df      	lsls	r7, r3, #31
 800a9ce:	bf48      	it	mi
 800a9d0:	f043 0320 	orrmi.w	r3, r3, #32
 800a9d4:	6029      	str	r1, [r5, #0]
 800a9d6:	bf48      	it	mi
 800a9d8:	6023      	strmi	r3, [r4, #0]
 800a9da:	b91e      	cbnz	r6, 800a9e4 <_printf_i+0x1a4>
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	f023 0320 	bic.w	r3, r3, #32
 800a9e2:	6023      	str	r3, [r4, #0]
 800a9e4:	2310      	movs	r3, #16
 800a9e6:	e7a7      	b.n	800a938 <_printf_i+0xf8>
 800a9e8:	4824      	ldr	r0, [pc, #144]	; (800aa7c <_printf_i+0x23c>)
 800a9ea:	e7e4      	b.n	800a9b6 <_printf_i+0x176>
 800a9ec:	4615      	mov	r5, r2
 800a9ee:	e7bd      	b.n	800a96c <_printf_i+0x12c>
 800a9f0:	682b      	ldr	r3, [r5, #0]
 800a9f2:	6826      	ldr	r6, [r4, #0]
 800a9f4:	6961      	ldr	r1, [r4, #20]
 800a9f6:	1d18      	adds	r0, r3, #4
 800a9f8:	6028      	str	r0, [r5, #0]
 800a9fa:	0635      	lsls	r5, r6, #24
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	d501      	bpl.n	800aa04 <_printf_i+0x1c4>
 800aa00:	6019      	str	r1, [r3, #0]
 800aa02:	e002      	b.n	800aa0a <_printf_i+0x1ca>
 800aa04:	0670      	lsls	r0, r6, #25
 800aa06:	d5fb      	bpl.n	800aa00 <_printf_i+0x1c0>
 800aa08:	8019      	strh	r1, [r3, #0]
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	6123      	str	r3, [r4, #16]
 800aa0e:	4615      	mov	r5, r2
 800aa10:	e7bc      	b.n	800a98c <_printf_i+0x14c>
 800aa12:	682b      	ldr	r3, [r5, #0]
 800aa14:	1d1a      	adds	r2, r3, #4
 800aa16:	602a      	str	r2, [r5, #0]
 800aa18:	681d      	ldr	r5, [r3, #0]
 800aa1a:	6862      	ldr	r2, [r4, #4]
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	4628      	mov	r0, r5
 800aa20:	f7f5 fbee 	bl	8000200 <memchr>
 800aa24:	b108      	cbz	r0, 800aa2a <_printf_i+0x1ea>
 800aa26:	1b40      	subs	r0, r0, r5
 800aa28:	6060      	str	r0, [r4, #4]
 800aa2a:	6863      	ldr	r3, [r4, #4]
 800aa2c:	6123      	str	r3, [r4, #16]
 800aa2e:	2300      	movs	r3, #0
 800aa30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa34:	e7aa      	b.n	800a98c <_printf_i+0x14c>
 800aa36:	6923      	ldr	r3, [r4, #16]
 800aa38:	462a      	mov	r2, r5
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	4640      	mov	r0, r8
 800aa3e:	47d0      	blx	sl
 800aa40:	3001      	adds	r0, #1
 800aa42:	d0ad      	beq.n	800a9a0 <_printf_i+0x160>
 800aa44:	6823      	ldr	r3, [r4, #0]
 800aa46:	079b      	lsls	r3, r3, #30
 800aa48:	d413      	bmi.n	800aa72 <_printf_i+0x232>
 800aa4a:	68e0      	ldr	r0, [r4, #12]
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	4298      	cmp	r0, r3
 800aa50:	bfb8      	it	lt
 800aa52:	4618      	movlt	r0, r3
 800aa54:	e7a6      	b.n	800a9a4 <_printf_i+0x164>
 800aa56:	2301      	movs	r3, #1
 800aa58:	4632      	mov	r2, r6
 800aa5a:	4649      	mov	r1, r9
 800aa5c:	4640      	mov	r0, r8
 800aa5e:	47d0      	blx	sl
 800aa60:	3001      	adds	r0, #1
 800aa62:	d09d      	beq.n	800a9a0 <_printf_i+0x160>
 800aa64:	3501      	adds	r5, #1
 800aa66:	68e3      	ldr	r3, [r4, #12]
 800aa68:	9903      	ldr	r1, [sp, #12]
 800aa6a:	1a5b      	subs	r3, r3, r1
 800aa6c:	42ab      	cmp	r3, r5
 800aa6e:	dcf2      	bgt.n	800aa56 <_printf_i+0x216>
 800aa70:	e7eb      	b.n	800aa4a <_printf_i+0x20a>
 800aa72:	2500      	movs	r5, #0
 800aa74:	f104 0619 	add.w	r6, r4, #25
 800aa78:	e7f5      	b.n	800aa66 <_printf_i+0x226>
 800aa7a:	bf00      	nop
 800aa7c:	0800b111 	.word	0x0800b111
 800aa80:	0800b122 	.word	0x0800b122

0800aa84 <__sflush_r>:
 800aa84:	898a      	ldrh	r2, [r1, #12]
 800aa86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa8a:	4605      	mov	r5, r0
 800aa8c:	0710      	lsls	r0, r2, #28
 800aa8e:	460c      	mov	r4, r1
 800aa90:	d458      	bmi.n	800ab44 <__sflush_r+0xc0>
 800aa92:	684b      	ldr	r3, [r1, #4]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	dc05      	bgt.n	800aaa4 <__sflush_r+0x20>
 800aa98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	dc02      	bgt.n	800aaa4 <__sflush_r+0x20>
 800aa9e:	2000      	movs	r0, #0
 800aaa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aaa6:	2e00      	cmp	r6, #0
 800aaa8:	d0f9      	beq.n	800aa9e <__sflush_r+0x1a>
 800aaaa:	2300      	movs	r3, #0
 800aaac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aab0:	682f      	ldr	r7, [r5, #0]
 800aab2:	6a21      	ldr	r1, [r4, #32]
 800aab4:	602b      	str	r3, [r5, #0]
 800aab6:	d032      	beq.n	800ab1e <__sflush_r+0x9a>
 800aab8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aaba:	89a3      	ldrh	r3, [r4, #12]
 800aabc:	075a      	lsls	r2, r3, #29
 800aabe:	d505      	bpl.n	800aacc <__sflush_r+0x48>
 800aac0:	6863      	ldr	r3, [r4, #4]
 800aac2:	1ac0      	subs	r0, r0, r3
 800aac4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aac6:	b10b      	cbz	r3, 800aacc <__sflush_r+0x48>
 800aac8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaca:	1ac0      	subs	r0, r0, r3
 800aacc:	2300      	movs	r3, #0
 800aace:	4602      	mov	r2, r0
 800aad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aad2:	6a21      	ldr	r1, [r4, #32]
 800aad4:	4628      	mov	r0, r5
 800aad6:	47b0      	blx	r6
 800aad8:	1c43      	adds	r3, r0, #1
 800aada:	89a3      	ldrh	r3, [r4, #12]
 800aadc:	d106      	bne.n	800aaec <__sflush_r+0x68>
 800aade:	6829      	ldr	r1, [r5, #0]
 800aae0:	291d      	cmp	r1, #29
 800aae2:	d82b      	bhi.n	800ab3c <__sflush_r+0xb8>
 800aae4:	4a29      	ldr	r2, [pc, #164]	; (800ab8c <__sflush_r+0x108>)
 800aae6:	410a      	asrs	r2, r1
 800aae8:	07d6      	lsls	r6, r2, #31
 800aaea:	d427      	bmi.n	800ab3c <__sflush_r+0xb8>
 800aaec:	2200      	movs	r2, #0
 800aaee:	6062      	str	r2, [r4, #4]
 800aaf0:	04d9      	lsls	r1, r3, #19
 800aaf2:	6922      	ldr	r2, [r4, #16]
 800aaf4:	6022      	str	r2, [r4, #0]
 800aaf6:	d504      	bpl.n	800ab02 <__sflush_r+0x7e>
 800aaf8:	1c42      	adds	r2, r0, #1
 800aafa:	d101      	bne.n	800ab00 <__sflush_r+0x7c>
 800aafc:	682b      	ldr	r3, [r5, #0]
 800aafe:	b903      	cbnz	r3, 800ab02 <__sflush_r+0x7e>
 800ab00:	6560      	str	r0, [r4, #84]	; 0x54
 800ab02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab04:	602f      	str	r7, [r5, #0]
 800ab06:	2900      	cmp	r1, #0
 800ab08:	d0c9      	beq.n	800aa9e <__sflush_r+0x1a>
 800ab0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab0e:	4299      	cmp	r1, r3
 800ab10:	d002      	beq.n	800ab18 <__sflush_r+0x94>
 800ab12:	4628      	mov	r0, r5
 800ab14:	f7ff fa92 	bl	800a03c <_free_r>
 800ab18:	2000      	movs	r0, #0
 800ab1a:	6360      	str	r0, [r4, #52]	; 0x34
 800ab1c:	e7c0      	b.n	800aaa0 <__sflush_r+0x1c>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	4628      	mov	r0, r5
 800ab22:	47b0      	blx	r6
 800ab24:	1c41      	adds	r1, r0, #1
 800ab26:	d1c8      	bne.n	800aaba <__sflush_r+0x36>
 800ab28:	682b      	ldr	r3, [r5, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0c5      	beq.n	800aaba <__sflush_r+0x36>
 800ab2e:	2b1d      	cmp	r3, #29
 800ab30:	d001      	beq.n	800ab36 <__sflush_r+0xb2>
 800ab32:	2b16      	cmp	r3, #22
 800ab34:	d101      	bne.n	800ab3a <__sflush_r+0xb6>
 800ab36:	602f      	str	r7, [r5, #0]
 800ab38:	e7b1      	b.n	800aa9e <__sflush_r+0x1a>
 800ab3a:	89a3      	ldrh	r3, [r4, #12]
 800ab3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	e7ad      	b.n	800aaa0 <__sflush_r+0x1c>
 800ab44:	690f      	ldr	r7, [r1, #16]
 800ab46:	2f00      	cmp	r7, #0
 800ab48:	d0a9      	beq.n	800aa9e <__sflush_r+0x1a>
 800ab4a:	0793      	lsls	r3, r2, #30
 800ab4c:	680e      	ldr	r6, [r1, #0]
 800ab4e:	bf08      	it	eq
 800ab50:	694b      	ldreq	r3, [r1, #20]
 800ab52:	600f      	str	r7, [r1, #0]
 800ab54:	bf18      	it	ne
 800ab56:	2300      	movne	r3, #0
 800ab58:	eba6 0807 	sub.w	r8, r6, r7
 800ab5c:	608b      	str	r3, [r1, #8]
 800ab5e:	f1b8 0f00 	cmp.w	r8, #0
 800ab62:	dd9c      	ble.n	800aa9e <__sflush_r+0x1a>
 800ab64:	6a21      	ldr	r1, [r4, #32]
 800ab66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab68:	4643      	mov	r3, r8
 800ab6a:	463a      	mov	r2, r7
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	47b0      	blx	r6
 800ab70:	2800      	cmp	r0, #0
 800ab72:	dc06      	bgt.n	800ab82 <__sflush_r+0xfe>
 800ab74:	89a3      	ldrh	r3, [r4, #12]
 800ab76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab7a:	81a3      	strh	r3, [r4, #12]
 800ab7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab80:	e78e      	b.n	800aaa0 <__sflush_r+0x1c>
 800ab82:	4407      	add	r7, r0
 800ab84:	eba8 0800 	sub.w	r8, r8, r0
 800ab88:	e7e9      	b.n	800ab5e <__sflush_r+0xda>
 800ab8a:	bf00      	nop
 800ab8c:	dfbffffe 	.word	0xdfbffffe

0800ab90 <_fflush_r>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	690b      	ldr	r3, [r1, #16]
 800ab94:	4605      	mov	r5, r0
 800ab96:	460c      	mov	r4, r1
 800ab98:	b913      	cbnz	r3, 800aba0 <_fflush_r+0x10>
 800ab9a:	2500      	movs	r5, #0
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	bd38      	pop	{r3, r4, r5, pc}
 800aba0:	b118      	cbz	r0, 800abaa <_fflush_r+0x1a>
 800aba2:	6a03      	ldr	r3, [r0, #32]
 800aba4:	b90b      	cbnz	r3, 800abaa <_fflush_r+0x1a>
 800aba6:	f7fe fffd 	bl	8009ba4 <__sinit>
 800abaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d0f3      	beq.n	800ab9a <_fflush_r+0xa>
 800abb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800abb4:	07d0      	lsls	r0, r2, #31
 800abb6:	d404      	bmi.n	800abc2 <_fflush_r+0x32>
 800abb8:	0599      	lsls	r1, r3, #22
 800abba:	d402      	bmi.n	800abc2 <_fflush_r+0x32>
 800abbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abbe:	f7ff fa3a 	bl	800a036 <__retarget_lock_acquire_recursive>
 800abc2:	4628      	mov	r0, r5
 800abc4:	4621      	mov	r1, r4
 800abc6:	f7ff ff5d 	bl	800aa84 <__sflush_r>
 800abca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abcc:	07da      	lsls	r2, r3, #31
 800abce:	4605      	mov	r5, r0
 800abd0:	d4e4      	bmi.n	800ab9c <_fflush_r+0xc>
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	059b      	lsls	r3, r3, #22
 800abd6:	d4e1      	bmi.n	800ab9c <_fflush_r+0xc>
 800abd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abda:	f7ff fa2d 	bl	800a038 <__retarget_lock_release_recursive>
 800abde:	e7dd      	b.n	800ab9c <_fflush_r+0xc>

0800abe0 <__swhatbuf_r>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	460c      	mov	r4, r1
 800abe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe8:	2900      	cmp	r1, #0
 800abea:	b096      	sub	sp, #88	; 0x58
 800abec:	4615      	mov	r5, r2
 800abee:	461e      	mov	r6, r3
 800abf0:	da0d      	bge.n	800ac0e <__swhatbuf_r+0x2e>
 800abf2:	89a3      	ldrh	r3, [r4, #12]
 800abf4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800abf8:	f04f 0100 	mov.w	r1, #0
 800abfc:	bf0c      	ite	eq
 800abfe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ac02:	2340      	movne	r3, #64	; 0x40
 800ac04:	2000      	movs	r0, #0
 800ac06:	6031      	str	r1, [r6, #0]
 800ac08:	602b      	str	r3, [r5, #0]
 800ac0a:	b016      	add	sp, #88	; 0x58
 800ac0c:	bd70      	pop	{r4, r5, r6, pc}
 800ac0e:	466a      	mov	r2, sp
 800ac10:	f000 f862 	bl	800acd8 <_fstat_r>
 800ac14:	2800      	cmp	r0, #0
 800ac16:	dbec      	blt.n	800abf2 <__swhatbuf_r+0x12>
 800ac18:	9901      	ldr	r1, [sp, #4]
 800ac1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac22:	4259      	negs	r1, r3
 800ac24:	4159      	adcs	r1, r3
 800ac26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac2a:	e7eb      	b.n	800ac04 <__swhatbuf_r+0x24>

0800ac2c <__smakebuf_r>:
 800ac2c:	898b      	ldrh	r3, [r1, #12]
 800ac2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac30:	079d      	lsls	r5, r3, #30
 800ac32:	4606      	mov	r6, r0
 800ac34:	460c      	mov	r4, r1
 800ac36:	d507      	bpl.n	800ac48 <__smakebuf_r+0x1c>
 800ac38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac3c:	6023      	str	r3, [r4, #0]
 800ac3e:	6123      	str	r3, [r4, #16]
 800ac40:	2301      	movs	r3, #1
 800ac42:	6163      	str	r3, [r4, #20]
 800ac44:	b002      	add	sp, #8
 800ac46:	bd70      	pop	{r4, r5, r6, pc}
 800ac48:	ab01      	add	r3, sp, #4
 800ac4a:	466a      	mov	r2, sp
 800ac4c:	f7ff ffc8 	bl	800abe0 <__swhatbuf_r>
 800ac50:	9900      	ldr	r1, [sp, #0]
 800ac52:	4605      	mov	r5, r0
 800ac54:	4630      	mov	r0, r6
 800ac56:	f7ff fa5d 	bl	800a114 <_malloc_r>
 800ac5a:	b948      	cbnz	r0, 800ac70 <__smakebuf_r+0x44>
 800ac5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac60:	059a      	lsls	r2, r3, #22
 800ac62:	d4ef      	bmi.n	800ac44 <__smakebuf_r+0x18>
 800ac64:	f023 0303 	bic.w	r3, r3, #3
 800ac68:	f043 0302 	orr.w	r3, r3, #2
 800ac6c:	81a3      	strh	r3, [r4, #12]
 800ac6e:	e7e3      	b.n	800ac38 <__smakebuf_r+0xc>
 800ac70:	89a3      	ldrh	r3, [r4, #12]
 800ac72:	6020      	str	r0, [r4, #0]
 800ac74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac78:	81a3      	strh	r3, [r4, #12]
 800ac7a:	9b00      	ldr	r3, [sp, #0]
 800ac7c:	6163      	str	r3, [r4, #20]
 800ac7e:	9b01      	ldr	r3, [sp, #4]
 800ac80:	6120      	str	r0, [r4, #16]
 800ac82:	b15b      	cbz	r3, 800ac9c <__smakebuf_r+0x70>
 800ac84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f000 f837 	bl	800acfc <_isatty_r>
 800ac8e:	b128      	cbz	r0, 800ac9c <__smakebuf_r+0x70>
 800ac90:	89a3      	ldrh	r3, [r4, #12]
 800ac92:	f023 0303 	bic.w	r3, r3, #3
 800ac96:	f043 0301 	orr.w	r3, r3, #1
 800ac9a:	81a3      	strh	r3, [r4, #12]
 800ac9c:	89a3      	ldrh	r3, [r4, #12]
 800ac9e:	431d      	orrs	r5, r3
 800aca0:	81a5      	strh	r5, [r4, #12]
 800aca2:	e7cf      	b.n	800ac44 <__smakebuf_r+0x18>

0800aca4 <memmove>:
 800aca4:	4288      	cmp	r0, r1
 800aca6:	b510      	push	{r4, lr}
 800aca8:	eb01 0402 	add.w	r4, r1, r2
 800acac:	d902      	bls.n	800acb4 <memmove+0x10>
 800acae:	4284      	cmp	r4, r0
 800acb0:	4623      	mov	r3, r4
 800acb2:	d807      	bhi.n	800acc4 <memmove+0x20>
 800acb4:	1e43      	subs	r3, r0, #1
 800acb6:	42a1      	cmp	r1, r4
 800acb8:	d008      	beq.n	800accc <memmove+0x28>
 800acba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acc2:	e7f8      	b.n	800acb6 <memmove+0x12>
 800acc4:	4402      	add	r2, r0
 800acc6:	4601      	mov	r1, r0
 800acc8:	428a      	cmp	r2, r1
 800acca:	d100      	bne.n	800acce <memmove+0x2a>
 800accc:	bd10      	pop	{r4, pc}
 800acce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acd6:	e7f7      	b.n	800acc8 <memmove+0x24>

0800acd8 <_fstat_r>:
 800acd8:	b538      	push	{r3, r4, r5, lr}
 800acda:	4d07      	ldr	r5, [pc, #28]	; (800acf8 <_fstat_r+0x20>)
 800acdc:	2300      	movs	r3, #0
 800acde:	4604      	mov	r4, r0
 800ace0:	4608      	mov	r0, r1
 800ace2:	4611      	mov	r1, r2
 800ace4:	602b      	str	r3, [r5, #0]
 800ace6:	f7f7 fd1e 	bl	8002726 <_fstat>
 800acea:	1c43      	adds	r3, r0, #1
 800acec:	d102      	bne.n	800acf4 <_fstat_r+0x1c>
 800acee:	682b      	ldr	r3, [r5, #0]
 800acf0:	b103      	cbz	r3, 800acf4 <_fstat_r+0x1c>
 800acf2:	6023      	str	r3, [r4, #0]
 800acf4:	bd38      	pop	{r3, r4, r5, pc}
 800acf6:	bf00      	nop
 800acf8:	20000cd8 	.word	0x20000cd8

0800acfc <_isatty_r>:
 800acfc:	b538      	push	{r3, r4, r5, lr}
 800acfe:	4d06      	ldr	r5, [pc, #24]	; (800ad18 <_isatty_r+0x1c>)
 800ad00:	2300      	movs	r3, #0
 800ad02:	4604      	mov	r4, r0
 800ad04:	4608      	mov	r0, r1
 800ad06:	602b      	str	r3, [r5, #0]
 800ad08:	f7f7 fd1d 	bl	8002746 <_isatty>
 800ad0c:	1c43      	adds	r3, r0, #1
 800ad0e:	d102      	bne.n	800ad16 <_isatty_r+0x1a>
 800ad10:	682b      	ldr	r3, [r5, #0]
 800ad12:	b103      	cbz	r3, 800ad16 <_isatty_r+0x1a>
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	bd38      	pop	{r3, r4, r5, pc}
 800ad18:	20000cd8 	.word	0x20000cd8

0800ad1c <_sbrk_r>:
 800ad1c:	b538      	push	{r3, r4, r5, lr}
 800ad1e:	4d06      	ldr	r5, [pc, #24]	; (800ad38 <_sbrk_r+0x1c>)
 800ad20:	2300      	movs	r3, #0
 800ad22:	4604      	mov	r4, r0
 800ad24:	4608      	mov	r0, r1
 800ad26:	602b      	str	r3, [r5, #0]
 800ad28:	f7f7 fd26 	bl	8002778 <_sbrk>
 800ad2c:	1c43      	adds	r3, r0, #1
 800ad2e:	d102      	bne.n	800ad36 <_sbrk_r+0x1a>
 800ad30:	682b      	ldr	r3, [r5, #0]
 800ad32:	b103      	cbz	r3, 800ad36 <_sbrk_r+0x1a>
 800ad34:	6023      	str	r3, [r4, #0]
 800ad36:	bd38      	pop	{r3, r4, r5, pc}
 800ad38:	20000cd8 	.word	0x20000cd8

0800ad3c <memcpy>:
 800ad3c:	440a      	add	r2, r1
 800ad3e:	4291      	cmp	r1, r2
 800ad40:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad44:	d100      	bne.n	800ad48 <memcpy+0xc>
 800ad46:	4770      	bx	lr
 800ad48:	b510      	push	{r4, lr}
 800ad4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad52:	4291      	cmp	r1, r2
 800ad54:	d1f9      	bne.n	800ad4a <memcpy+0xe>
 800ad56:	bd10      	pop	{r4, pc}

0800ad58 <_realloc_r>:
 800ad58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5c:	4680      	mov	r8, r0
 800ad5e:	4614      	mov	r4, r2
 800ad60:	460e      	mov	r6, r1
 800ad62:	b921      	cbnz	r1, 800ad6e <_realloc_r+0x16>
 800ad64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad68:	4611      	mov	r1, r2
 800ad6a:	f7ff b9d3 	b.w	800a114 <_malloc_r>
 800ad6e:	b92a      	cbnz	r2, 800ad7c <_realloc_r+0x24>
 800ad70:	f7ff f964 	bl	800a03c <_free_r>
 800ad74:	4625      	mov	r5, r4
 800ad76:	4628      	mov	r0, r5
 800ad78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad7c:	f000 f81b 	bl	800adb6 <_malloc_usable_size_r>
 800ad80:	4284      	cmp	r4, r0
 800ad82:	4607      	mov	r7, r0
 800ad84:	d802      	bhi.n	800ad8c <_realloc_r+0x34>
 800ad86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad8a:	d812      	bhi.n	800adb2 <_realloc_r+0x5a>
 800ad8c:	4621      	mov	r1, r4
 800ad8e:	4640      	mov	r0, r8
 800ad90:	f7ff f9c0 	bl	800a114 <_malloc_r>
 800ad94:	4605      	mov	r5, r0
 800ad96:	2800      	cmp	r0, #0
 800ad98:	d0ed      	beq.n	800ad76 <_realloc_r+0x1e>
 800ad9a:	42bc      	cmp	r4, r7
 800ad9c:	4622      	mov	r2, r4
 800ad9e:	4631      	mov	r1, r6
 800ada0:	bf28      	it	cs
 800ada2:	463a      	movcs	r2, r7
 800ada4:	f7ff ffca 	bl	800ad3c <memcpy>
 800ada8:	4631      	mov	r1, r6
 800adaa:	4640      	mov	r0, r8
 800adac:	f7ff f946 	bl	800a03c <_free_r>
 800adb0:	e7e1      	b.n	800ad76 <_realloc_r+0x1e>
 800adb2:	4635      	mov	r5, r6
 800adb4:	e7df      	b.n	800ad76 <_realloc_r+0x1e>

0800adb6 <_malloc_usable_size_r>:
 800adb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adba:	1f18      	subs	r0, r3, #4
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bfbc      	itt	lt
 800adc0:	580b      	ldrlt	r3, [r1, r0]
 800adc2:	18c0      	addlt	r0, r0, r3
 800adc4:	4770      	bx	lr
	...

0800adc8 <_init>:
 800adc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adca:	bf00      	nop
 800adcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adce:	bc08      	pop	{r3}
 800add0:	469e      	mov	lr, r3
 800add2:	4770      	bx	lr

0800add4 <_fini>:
 800add4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800add6:	bf00      	nop
 800add8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adda:	bc08      	pop	{r3}
 800addc:	469e      	mov	lr, r3
 800adde:	4770      	bx	lr
