ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c"
  20              		.section	.text.usart_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	usart_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	usart_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \file    gd32f4xx_usart.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief   USART driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** #include "gd32f4xx_usart.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /* USART register bit offset */
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** #define GP_GUAT_OFFSET            ((uint32_t)8U)       /* bit offset of GUAT in USART_GP */
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** #define CTL3_SCRTNUM_OFFSET       ((uint32_t)1U)       /* bit offset of SCRTNUM in USART_CTL3 */
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** #define RT_BL_OFFSET              ((uint32_t)24U)      /* bit offset of BL in USART_RT */
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    reset USART/UART
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_deinit(uint32_t usart_periph)
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
  30              		.loc 1 52 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 52 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
  40              		.loc 1 53 5 is_stmt 1 view .LVU2
  41 0002 334B     		ldr	r3, .L16
  42 0004 9842     		cmp	r0, r3
  43 0006 5AD0     		beq	.L2
  44 0008 21D8     		bhi	.L3
  45 000a A3F53053 		sub	r3, r3, #11264
  46 000e 9842     		cmp	r0, r3
  47 0010 4CD0     		beq	.L4
  48 0012 0BD9     		bls	.L14
  49 0014 2F4B     		ldr	r3, .L16+4
  50 0016 9842     		cmp	r0, r3
  51 0018 3ED1     		bne	.L1
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART0:
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART1:
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART2:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 3


  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART5:
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART5RST);
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART3:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART4:
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  52              		.loc 1 75 9 view .LVU3
  53 001a 40F61400 		movw	r0, #2068
  54              	.LVL1:
  55              		.loc 1 75 9 is_stmt 0 view .LVU4
  56 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  57              	.LVL2:
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  58              		.loc 1 76 9 is_stmt 1 view .LVU5
  59 0022 40F61400 		movw	r0, #2068
  60 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  61              	.LVL3:
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  62              		.loc 1 77 9 view .LVU6
  63 002a 35E0     		b	.L1
  64              	.LVL4:
  65              	.L14:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART0:
  66              		.loc 1 53 5 is_stmt 0 view .LVU7
  67 002c A3F50063 		sub	r3, r3, #2048
  68 0030 9842     		cmp	r0, r3
  69 0032 32D0     		beq	.L6
  70 0034 03F58063 		add	r3, r3, #1024
  71 0038 9842     		cmp	r0, r3
  72 003a 2DD1     		bne	.L1
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  73              		.loc 1 63 9 is_stmt 1 view .LVU8
  74 003c 40F61200 		movw	r0, #2066
  75              	.LVL5:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  76              		.loc 1 63 9 is_stmt 0 view .LVU9
  77 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  78              	.LVL6:
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  79              		.loc 1 64 9 is_stmt 1 view .LVU10
  80 0044 40F61200 		movw	r0, #2066
  81 0048 FFF7FEFF 		bl	rcu_periph_reset_disable
  82              	.LVL7:
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART5:
  83              		.loc 1 65 9 view .LVU11
  84 004c 24E0     		b	.L1
  85              	.LVL8:
  86              	.L3:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART0:
  87              		.loc 1 53 5 is_stmt 0 view .LVU12
  88 004e 224B     		ldr	r3, .L16+8
  89 0050 9842     		cmp	r0, r3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 4


  90 0052 19D0     		beq	.L10
  91 0054 03F58063 		add	r3, r3, #1024
  92 0058 9842     		cmp	r0, r3
  93 005a 08D1     		bne	.L15
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
  94              		.loc 1 67 9 is_stmt 1 view .LVU13
  95 005c 40F60510 		movw	r0, #2309
  96              	.LVL9:
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
  97              		.loc 1 67 9 is_stmt 0 view .LVU14
  98 0060 FFF7FEFF 		bl	rcu_periph_reset_enable
  99              	.LVL10:
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 100              		.loc 1 68 9 is_stmt 1 view .LVU15
 101 0064 40F60510 		movw	r0, #2309
 102 0068 FFF7FEFF 		bl	rcu_periph_reset_disable
 103              	.LVL11:
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART3:
 104              		.loc 1 69 9 view .LVU16
 105 006c 14E0     		b	.L1
 106              	.LVL12:
 107              	.L15:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART0:
 108              		.loc 1 53 5 is_stmt 0 view .LVU17
 109 006e A3F51843 		sub	r3, r3, #38912
 110 0072 9842     		cmp	r0, r3
 111 0074 10D1     		bne	.L1
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART6:
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART6RST);
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART7:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART7RST);
 112              		.loc 1 83 9 is_stmt 1 view .LVU18
 113 0076 40F61F00 		movw	r0, #2079
 114              	.LVL13:
 115              		.loc 1 83 9 is_stmt 0 view .LVU19
 116 007a FFF7FEFF 		bl	rcu_periph_reset_enable
 117              	.LVL14:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART7RST);
 118              		.loc 1 84 9 is_stmt 1 view .LVU20
 119 007e 40F61F00 		movw	r0, #2079
 120 0082 FFF7FEFF 		bl	rcu_periph_reset_disable
 121              	.LVL15:
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 122              		.loc 1 85 9 view .LVU21
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     default:
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 123              		.loc 1 89 1 is_stmt 0 view .LVU22
 124 0086 07E0     		b	.L1
 125              	.LVL16:
 126              	.L10:
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
 127              		.loc 1 55 9 is_stmt 1 view .LVU23
 128 0088 40F60410 		movw	r0, #2308
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 5


 129              	.LVL17:
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
 130              		.loc 1 55 9 is_stmt 0 view .LVU24
 131 008c FFF7FEFF 		bl	rcu_periph_reset_enable
 132              	.LVL18:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 133              		.loc 1 56 9 is_stmt 1 view .LVU25
 134 0090 40F60410 		movw	r0, #2308
 135 0094 FFF7FEFF 		bl	rcu_periph_reset_disable
 136              	.LVL19:
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART1:
 137              		.loc 1 57 9 view .LVU26
 138              	.L1:
 139              		.loc 1 89 1 is_stmt 0 view .LVU27
 140 0098 08BD     		pop	{r3, pc}
 141              	.LVL20:
 142              	.L6:
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 143              		.loc 1 59 9 is_stmt 1 view .LVU28
 144 009a 40F61100 		movw	r0, #2065
 145              	.LVL21:
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 146              		.loc 1 59 9 is_stmt 0 view .LVU29
 147 009e FFF7FEFF 		bl	rcu_periph_reset_enable
 148              	.LVL22:
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 149              		.loc 1 60 9 is_stmt 1 view .LVU30
 150 00a2 40F61100 		movw	r0, #2065
 151 00a6 FFF7FEFF 		bl	rcu_periph_reset_disable
 152              	.LVL23:
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART2:
 153              		.loc 1 61 9 view .LVU31
 154 00aa F5E7     		b	.L1
 155              	.LVL24:
 156              	.L4:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 157              		.loc 1 71 9 view .LVU32
 158 00ac 40F61300 		movw	r0, #2067
 159              	.LVL25:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 160              		.loc 1 71 9 is_stmt 0 view .LVU33
 161 00b0 FFF7FEFF 		bl	rcu_periph_reset_enable
 162              	.LVL26:
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 163              		.loc 1 72 9 is_stmt 1 view .LVU34
 164 00b4 40F61300 		movw	r0, #2067
 165 00b8 FFF7FEFF 		bl	rcu_periph_reset_disable
 166              	.LVL27:
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART4:
 167              		.loc 1 73 9 view .LVU35
 168 00bc ECE7     		b	.L1
 169              	.LVL28:
 170              	.L2:
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
 171              		.loc 1 79 9 view .LVU36
 172 00be 40F61E00 		movw	r0, #2078
 173              	.LVL29:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 6


  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
 174              		.loc 1 79 9 is_stmt 0 view .LVU37
 175 00c2 FFF7FEFF 		bl	rcu_periph_reset_enable
 176              	.LVL30:
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 177              		.loc 1 80 9 is_stmt 1 view .LVU38
 178 00c6 40F61E00 		movw	r0, #2078
 179 00ca FFF7FEFF 		bl	rcu_periph_reset_disable
 180              	.LVL31:
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART7:
 181              		.loc 1 81 9 view .LVU39
 182 00ce E3E7     		b	.L1
 183              	.L17:
 184              		.align	2
 185              	.L16:
 186 00d0 00780040 		.word	1073772544
 187 00d4 00500040 		.word	1073762304
 188 00d8 00100140 		.word	1073811456
 189              		.cfi_endproc
 190              	.LFE116:
 192              		.section	.text.usart_baudrate_set,"ax",%progbits
 193              		.align	1
 194              		.global	usart_baudrate_set
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	usart_baudrate_set:
 200              	.LVL32:
 201              	.LFB117:
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART baud rate value
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  baudval: baud rate value
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 202              		.loc 1 99 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 99 1 is_stmt 0 view .LVU41
 207 0000 38B5     		push	{r3, r4, r5, lr}
 208              	.LCFI1:
 209              		.cfi_def_cfa_offset 16
 210              		.cfi_offset 3, -16
 211              		.cfi_offset 4, -12
 212              		.cfi_offset 5, -8
 213              		.cfi_offset 14, -4
 214 0002 0446     		mov	r4, r0
 215 0004 0D46     		mov	r5, r1
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 216              		.loc 1 100 5 is_stmt 1 view .LVU42
 217              	.LVL33:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 7


 218              		.loc 1 101 5 view .LVU43
 219 0006 2E4B     		ldr	r3, .L38
 220 0008 9842     		cmp	r0, r3
 221 000a 4DD0     		beq	.L19
 222 000c 2BD8     		bhi	.L20
 223 000e A3F53053 		sub	r3, r3, #11264
 224 0012 9842     		cmp	r0, r3
 225 0014 44D0     		beq	.L21
 226 0016 06D9     		bls	.L33
 227 0018 2A4B     		ldr	r3, .L38+4
 228 001a 9842     		cmp	r0, r3
 229 001c 11D1     		bne	.L34
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART0:
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB2);
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART5:
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB2);
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART1:
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART2:
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART3:
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART4:
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 230              		.loc 1 119 9 view .LVU44
 231              		.loc 1 119 16 is_stmt 0 view .LVU45
 232 001e 0220     		movs	r0, #2
 233              	.LVL34:
 234              		.loc 1 119 16 view .LVU46
 235 0020 FFF7FEFF 		bl	rcu_clock_freq_get
 236              	.LVL35:
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 237              		.loc 1 120 9 is_stmt 1 view .LVU47
 238 0024 0EE0     		b	.L25
 239              	.LVL36:
 240              	.L33:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
 241              		.loc 1 101 5 is_stmt 0 view .LVU48
 242 0026 A3F50063 		sub	r3, r3, #2048
 243 002a 9842     		cmp	r0, r3
 244 002c 34D0     		beq	.L23
 245 002e 03F58063 		add	r3, r3, #1024
 246 0032 9842     		cmp	r0, r3
 247 0034 03D1     		bne	.L35
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 248              		.loc 1 113 9 is_stmt 1 view .LVU49
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 249              		.loc 1 113 16 is_stmt 0 view .LVU50
 250 0036 0220     		movs	r0, #2
 251              	.LVL37:
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 8


 252              		.loc 1 113 16 view .LVU51
 253 0038 FFF7FEFF 		bl	rcu_clock_freq_get
 254              	.LVL38:
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART3:
 255              		.loc 1 114 9 is_stmt 1 view .LVU52
 256 003c 02E0     		b	.L25
 257              	.LVL39:
 258              	.L35:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 259              		.loc 1 101 5 is_stmt 0 view .LVU53
 260 003e 0020     		movs	r0, #0
 261              	.LVL40:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 262              		.loc 1 101 5 view .LVU54
 263 0040 00E0     		b	.L25
 264              	.LVL41:
 265              	.L34:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 266              		.loc 1 101 5 view .LVU55
 267 0042 0020     		movs	r0, #0
 268              	.LVL42:
 269              	.L25:
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART6:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART7:
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     default:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD) {
 270              		.loc 1 130 5 is_stmt 1 view .LVU56
 271              		.loc 1 130 8 is_stmt 0 view .LVU57
 272 0044 E368     		ldr	r3, [r4, #12]
 273              		.loc 1 130 7 view .LVU58
 274 0046 13F4004F 		tst	r3, #32768
 275 004a 31D0     		beq	.L30
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         udiv = ((2U * uclk) + baudval / 2U) / baudval;
 276              		.loc 1 132 9 is_stmt 1 view .LVU59
 277              		.loc 1 132 39 is_stmt 0 view .LVU60
 278 004c 6B08     		lsrs	r3, r5, #1
 279              		.loc 1 132 29 view .LVU61
 280 004e 03EB4003 		add	r3, r3, r0, lsl #1
 281              		.loc 1 132 14 view .LVU62
 282 0052 B3FBF5F3 		udiv	r3, r3, r5
 283              	.LVL43:
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 284              		.loc 1 133 9 is_stmt 1 view .LVU63
 285              		.loc 1 133 16 is_stmt 0 view .LVU64
 286 0056 4FF6F072 		movw	r2, #65520
 287 005a 1A40     		ands	r2, r2, r3
 288              	.LVL44:
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         fradiv = (udiv >> 1U) & 0x7U;
 289              		.loc 1 134 9 is_stmt 1 view .LVU65
 290              		.loc 1 134 16 is_stmt 0 view .LVU66
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 9


 291 005c C3F34203 		ubfx	r3, r3, #1, #3
 292              	.LVL45:
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 293              		.loc 1 135 9 is_stmt 1 view .LVU67
 294              		.loc 1 135 77 is_stmt 0 view .LVU68
 295 0060 1343     		orrs	r3, r3, r2
 296              	.LVL46:
 297              		.loc 1 135 34 view .LVU69
 298 0062 A360     		str	r3, [r4, #8]
 299              	.LVL47:
 300              	.L18:
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     } else {
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         /* when oversampling by 16, configure the value of USART_BAUD */
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         udiv = (uclk + baudval / 2U) / baudval;
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         fradiv = udiv & 0xfU;
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 301              		.loc 1 143 1 view .LVU70
 302 0064 38BD     		pop	{r3, r4, r5, pc}
 303              	.LVL48:
 304              	.L20:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 305              		.loc 1 101 5 view .LVU71
 306 0066 184B     		ldr	r3, .L38+8
 307 0068 9842     		cmp	r0, r3
 308 006a 11D0     		beq	.L27
 309 006c 03F58063 		add	r3, r3, #1024
 310 0070 9842     		cmp	r0, r3
 311 0072 03D1     		bne	.L36
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 312              		.loc 1 107 9 is_stmt 1 view .LVU72
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 313              		.loc 1 107 16 is_stmt 0 view .LVU73
 314 0074 0320     		movs	r0, #3
 315              	.LVL49:
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 316              		.loc 1 107 16 view .LVU74
 317 0076 FFF7FEFF 		bl	rcu_clock_freq_get
 318              	.LVL50:
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART1:
 319              		.loc 1 108 9 is_stmt 1 view .LVU75
 320 007a E3E7     		b	.L25
 321              	.LVL51:
 322              	.L36:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 323              		.loc 1 101 5 is_stmt 0 view .LVU76
 324 007c A3F51843 		sub	r3, r3, #38912
 325 0080 9842     		cmp	r0, r3
 326 0082 03D1     		bne	.L37
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 327              		.loc 1 125 9 is_stmt 1 view .LVU77
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 328              		.loc 1 125 16 is_stmt 0 view .LVU78
 329 0084 0220     		movs	r0, #2
 330              	.LVL52:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 10


 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 331              		.loc 1 125 16 view .LVU79
 332 0086 FFF7FEFF 		bl	rcu_clock_freq_get
 333              	.LVL53:
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     default:
 334              		.loc 1 126 9 is_stmt 1 view .LVU80
 335 008a DBE7     		b	.L25
 336              	.LVL54:
 337              	.L37:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 338              		.loc 1 101 5 is_stmt 0 view .LVU81
 339 008c 0020     		movs	r0, #0
 340              	.LVL55:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 341              		.loc 1 101 5 view .LVU82
 342 008e D9E7     		b	.L25
 343              	.LVL56:
 344              	.L27:
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 345              		.loc 1 104 9 is_stmt 1 view .LVU83
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 346              		.loc 1 104 16 is_stmt 0 view .LVU84
 347 0090 0320     		movs	r0, #3
 348              	.LVL57:
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 349              		.loc 1 104 16 view .LVU85
 350 0092 FFF7FEFF 		bl	rcu_clock_freq_get
 351              	.LVL58:
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART5:
 352              		.loc 1 105 9 is_stmt 1 view .LVU86
 353 0096 D5E7     		b	.L25
 354              	.LVL59:
 355              	.L23:
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 356              		.loc 1 110 9 view .LVU87
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 357              		.loc 1 110 16 is_stmt 0 view .LVU88
 358 0098 0220     		movs	r0, #2
 359              	.LVL60:
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 360              		.loc 1 110 16 view .LVU89
 361 009a FFF7FEFF 		bl	rcu_clock_freq_get
 362              	.LVL61:
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART2:
 363              		.loc 1 111 9 is_stmt 1 view .LVU90
 364 009e D1E7     		b	.L25
 365              	.LVL62:
 366              	.L21:
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 367              		.loc 1 116 9 view .LVU91
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 368              		.loc 1 116 16 is_stmt 0 view .LVU92
 369 00a0 0220     		movs	r0, #2
 370              	.LVL63:
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 371              		.loc 1 116 16 view .LVU93
 372 00a2 FFF7FEFF 		bl	rcu_clock_freq_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 11


 373              	.LVL64:
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART4:
 374              		.loc 1 117 9 is_stmt 1 view .LVU94
 375 00a6 CDE7     		b	.L25
 376              	.LVL65:
 377              	.L19:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 378              		.loc 1 122 9 view .LVU95
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 379              		.loc 1 122 16 is_stmt 0 view .LVU96
 380 00a8 0220     		movs	r0, #2
 381              	.LVL66:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 382              		.loc 1 122 16 view .LVU97
 383 00aa FFF7FEFF 		bl	rcu_clock_freq_get
 384              	.LVL67:
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case UART7:
 385              		.loc 1 123 9 is_stmt 1 view .LVU98
 386 00ae C9E7     		b	.L25
 387              	.L30:
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 388              		.loc 1 138 9 view .LVU99
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 389              		.loc 1 138 22 is_stmt 0 view .LVU100
 390 00b0 00EB5500 		add	r0, r0, r5, lsr #1
 391              	.LVL68:
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 392              		.loc 1 138 14 view .LVU101
 393 00b4 B0FBF5F0 		udiv	r0, r0, r5
 394              	.LVL69:
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         fradiv = udiv & 0xfU;
 395              		.loc 1 139 9 is_stmt 1 view .LVU102
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 396              		.loc 1 140 9 view .LVU103
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 397              		.loc 1 141 9 view .LVU104
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 398              		.loc 1 141 87 is_stmt 0 view .LVU105
 399 00b8 80B2     		uxth	r0, r0
 400              	.LVL70:
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 401              		.loc 1 141 34 view .LVU106
 402 00ba A060     		str	r0, [r4, #8]
 403              		.loc 1 143 1 view .LVU107
 404 00bc D2E7     		b	.L18
 405              	.L39:
 406 00be 00BF     		.align	2
 407              	.L38:
 408 00c0 00780040 		.word	1073772544
 409 00c4 00500040 		.word	1073762304
 410 00c8 00100140 		.word	1073811456
 411              		.cfi_endproc
 412              	.LFE117:
 414              		.section	.text.usart_parity_config,"ax",%progbits
 415              		.align	1
 416              		.global	usart_parity_config
 417              		.syntax unified
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 12


 418              		.thumb
 419              		.thumb_func
 421              	usart_parity_config:
 422              	.LVL71:
 423              	.LFB118:
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief   configure USART parity function
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] paritycfg: configure USART parity
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_PM_NONE: no parity
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_PM_EVEN: even parity
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_PM_ODD:  odd parity
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 424              		.loc 1 157 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* clear USART_CTL0 PM,PCEN Bits */
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 429              		.loc 1 159 5 view .LVU109
 430 0000 C368     		ldr	r3, [r0, #12]
 431              		.loc 1 159 30 is_stmt 0 view .LVU110
 432 0002 23F4C063 		bic	r3, r3, #1536
 433 0006 C360     		str	r3, [r0, #12]
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure USART parity mode */
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 434              		.loc 1 161 5 is_stmt 1 view .LVU111
 435 0008 C368     		ldr	r3, [r0, #12]
 436              		.loc 1 161 30 is_stmt 0 view .LVU112
 437 000a 0B43     		orrs	r3, r3, r1
 438 000c C360     		str	r3, [r0, #12]
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 439              		.loc 1 162 1 view .LVU113
 440 000e 7047     		bx	lr
 441              		.cfi_endproc
 442              	.LFE118:
 444              		.section	.text.usart_word_length_set,"ax",%progbits
 445              		.align	1
 446              		.global	usart_word_length_set
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 451              	usart_word_length_set:
 452              	.LVL72:
 453              	.LFB119:
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief   configure USART word length
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] wlen: USART word length configure
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 13


 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_WL_8BIT: 8 bits
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_WL_9BIT: 9 bits
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 454              		.loc 1 175 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* clear USART_CTL0 WL bit */
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 459              		.loc 1 177 5 view .LVU115
 460 0000 C368     		ldr	r3, [r0, #12]
 461              		.loc 1 177 30 is_stmt 0 view .LVU116
 462 0002 23F48053 		bic	r3, r3, #4096
 463 0006 C360     		str	r3, [r0, #12]
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure USART word length */
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 464              		.loc 1 179 5 is_stmt 1 view .LVU117
 465 0008 C368     		ldr	r3, [r0, #12]
 466              		.loc 1 179 30 is_stmt 0 view .LVU118
 467 000a 0B43     		orrs	r3, r3, r1
 468 000c C360     		str	r3, [r0, #12]
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 469              		.loc 1 180 1 view .LVU119
 470 000e 7047     		bx	lr
 471              		.cfi_endproc
 472              	.LFE119:
 474              		.section	.text.usart_stop_bit_set,"ax",%progbits
 475              		.align	1
 476              		.global	usart_stop_bit_set
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	usart_stop_bit_set:
 482              	.LVL73:
 483              	.LFB120:
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief   configure USART stop bit length
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] stblen: USART stop bit configure
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_STB_1BIT:   1 bit
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_STB_0_5BIT: 0.5 bit(not available for UARTx(x=3,4,6,7))
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_STB_2BIT:   2 bits
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg       USART_STB_1_5BIT: 1.5 bits(not available for UARTx(x=3,4,6,7))
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 484              		.loc 1 195 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 14


 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* clear USART_CTL1 STB bits */
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB;
 489              		.loc 1 197 5 view .LVU121
 490 0000 0369     		ldr	r3, [r0, #16]
 491              		.loc 1 197 30 is_stmt 0 view .LVU122
 492 0002 23F44053 		bic	r3, r3, #12288
 493 0006 0361     		str	r3, [r0, #16]
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure USART stop bits */
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 494              		.loc 1 199 5 is_stmt 1 view .LVU123
 495 0008 0369     		ldr	r3, [r0, #16]
 496              		.loc 1 199 30 is_stmt 0 view .LVU124
 497 000a 0B43     		orrs	r3, r3, r1
 498 000c 0361     		str	r3, [r0, #16]
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 499              		.loc 1 200 1 view .LVU125
 500 000e 7047     		bx	lr
 501              		.cfi_endproc
 502              	.LFE120:
 504              		.section	.text.usart_enable,"ax",%progbits
 505              		.align	1
 506              		.global	usart_enable
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 511              	usart_enable:
 512              	.LVL74:
 513              	.LFB121:
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable USART
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_enable(uint32_t usart_periph)
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 514              		.loc 1 208 1 is_stmt 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 519              		.loc 1 209 5 view .LVU127
 520 0000 C368     		ldr	r3, [r0, #12]
 521              		.loc 1 209 30 is_stmt 0 view .LVU128
 522 0002 43F40053 		orr	r3, r3, #8192
 523 0006 C360     		str	r3, [r0, #12]
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 524              		.loc 1 210 1 view .LVU129
 525 0008 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE121:
 529              		.section	.text.usart_disable,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 15


 530              		.align	1
 531              		.global	usart_disable
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	usart_disable:
 537              	.LVL75:
 538              	.LFB122:
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief   disable USART
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_disable(uint32_t usart_periph)
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 539              		.loc 1 219 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 544              		.loc 1 220 5 view .LVU131
 545 0000 C368     		ldr	r3, [r0, #12]
 546              		.loc 1 220 30 is_stmt 0 view .LVU132
 547 0002 23F40053 		bic	r3, r3, #8192
 548 0006 C360     		str	r3, [r0, #12]
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 549              		.loc 1 221 1 view .LVU133
 550 0008 7047     		bx	lr
 551              		.cfi_endproc
 552              	.LFE122:
 554              		.section	.text.usart_transmit_config,"ax",%progbits
 555              		.align	1
 556              		.global	usart_transmit_config
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 561              	usart_transmit_config:
 562              	.LVL76:
 563              	.LFB123:
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART transmitter
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_DISABLE: enable USART transmission
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 564              		.loc 1 234 1 is_stmt 1 view -0
 565              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 16


 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 569              		.loc 1 235 5 view .LVU135
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl = USART_CTL0(usart_periph);
 570              		.loc 1 237 5 view .LVU136
 571              		.loc 1 237 9 is_stmt 0 view .LVU137
 572 0000 C368     		ldr	r3, [r0, #12]
 573              	.LVL77:
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL0_TEN;
 574              		.loc 1 238 5 is_stmt 1 view .LVU138
 575              		.loc 1 238 9 is_stmt 0 view .LVU139
 576 0002 23F00803 		bic	r3, r3, #8
 577              	.LVL78:
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl |= txconfig;
 578              		.loc 1 239 5 is_stmt 1 view .LVU140
 579              		.loc 1 239 9 is_stmt 0 view .LVU141
 580 0006 0B43     		orrs	r3, r3, r1
 581              	.LVL79:
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure transfer mode */
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) = ctl;
 582              		.loc 1 241 5 is_stmt 1 view .LVU142
 583              		.loc 1 241 30 is_stmt 0 view .LVU143
 584 0008 C360     		str	r3, [r0, #12]
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 585              		.loc 1 242 1 view .LVU144
 586 000a 7047     		bx	lr
 587              		.cfi_endproc
 588              	.LFE123:
 590              		.section	.text.usart_receive_config,"ax",%progbits
 591              		.align	1
 592              		.global	usart_receive_config
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 597              	usart_receive_config:
 598              	.LVL80:
 599              	.LFB124:
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART receiver
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 600              		.loc 1 255 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 17


 604              		@ link register save eliminated.
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 605              		.loc 1 256 5 view .LVU146
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl = USART_CTL0(usart_periph);
 606              		.loc 1 258 5 view .LVU147
 607              		.loc 1 258 9 is_stmt 0 view .LVU148
 608 0000 C368     		ldr	r3, [r0, #12]
 609              	.LVL81:
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL0_REN;
 610              		.loc 1 259 5 is_stmt 1 view .LVU149
 611              		.loc 1 259 9 is_stmt 0 view .LVU150
 612 0002 23F00403 		bic	r3, r3, #4
 613              	.LVL82:
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl |= rxconfig;
 614              		.loc 1 260 5 is_stmt 1 view .LVU151
 615              		.loc 1 260 9 is_stmt 0 view .LVU152
 616 0006 0B43     		orrs	r3, r3, r1
 617              	.LVL83:
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure transfer mode */
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) = ctl;
 618              		.loc 1 262 5 is_stmt 1 view .LVU153
 619              		.loc 1 262 30 is_stmt 0 view .LVU154
 620 0008 C360     		str	r3, [r0, #12]
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 621              		.loc 1 263 1 view .LVU155
 622 000a 7047     		bx	lr
 623              		.cfi_endproc
 624              	.LFE124:
 626              		.section	.text.usart_data_first_config,"ax",%progbits
 627              		.align	1
 628              		.global	usart_data_first_config
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	usart_data_first_config:
 634              	.LVL84:
 635              	.LFB125:
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    data is transmitted/received with the LSB/MSB first
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  msbf: LSB/MSB
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 636              		.loc 1 276 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 18


 641              		.loc 1 277 5 view .LVU157
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl = USART_CTL3(usart_periph);
 642              		.loc 1 279 5 view .LVU158
 643              		.loc 1 279 9 is_stmt 0 view .LVU159
 644 0000 D0F88030 		ldr	r3, [r0, #128]
 645              	.LVL85:
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL3_MSBF);
 646              		.loc 1 280 5 is_stmt 1 view .LVU160
 647              		.loc 1 280 9 is_stmt 0 view .LVU161
 648 0004 23F40063 		bic	r3, r3, #2048
 649              	.LVL86:
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     ctl |= msbf;
 650              		.loc 1 281 5 is_stmt 1 view .LVU162
 651              		.loc 1 281 9 is_stmt 0 view .LVU163
 652 0008 0B43     		orrs	r3, r3, r1
 653              	.LVL87:
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* configure data transmitted/received mode */
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) = ctl;
 654              		.loc 1 283 5 is_stmt 1 view .LVU164
 655              		.loc 1 283 30 is_stmt 0 view .LVU165
 656 000a C0F88030 		str	r3, [r0, #128]
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 657              		.loc 1 284 1 view .LVU166
 658 000e 7047     		bx	lr
 659              		.cfi_endproc
 660              	.LFE125:
 662              		.section	.text.usart_invert_config,"ax",%progbits
 663              		.align	1
 664              		.global	usart_invert_config
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 669              	usart_invert_config:
 670              	.LVL88:
 671              	.LFB126:
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART inversion
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  invertpara: refer to enum USART_INVERT_CONFIG
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 672              		.loc 1 301 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 19


 676              		@ link register save eliminated.
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* inverted or not the specified siginal */
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     switch(invertpara) {
 677              		.loc 1 303 5 view .LVU168
 678 0000 0529     		cmp	r1, #5
 679 0002 2DD8     		bhi	.L48
 680 0004 DFE801F0 		tbb	[pc, r1]
 681              	.L51:
 682 0008 03       		.byte	(.L56-.L51)/2
 683 0009 18       		.byte	(.L55-.L51)/2
 684 000a 0A       		.byte	(.L54-.L51)/2
 685 000b 1F       		.byte	(.L53-.L51)/2
 686 000c 11       		.byte	(.L52-.L51)/2
 687 000d 26       		.byte	(.L50-.L51)/2
 688              		.p2align 1
 689              	.L56:
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_DINV_ENABLE:
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_DINV;
 690              		.loc 1 305 9 view .LVU169
 691 000e D0F88030 		ldr	r3, [r0, #128]
 692              		.loc 1 305 34 is_stmt 0 view .LVU170
 693 0012 43F48063 		orr	r3, r3, #1024
 694 0016 C0F88030 		str	r3, [r0, #128]
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 695              		.loc 1 306 9 is_stmt 1 view .LVU171
 696 001a 7047     		bx	lr
 697              	.L54:
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_TXPIN_ENABLE:
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_TINV;
 698              		.loc 1 308 9 view .LVU172
 699 001c D0F88030 		ldr	r3, [r0, #128]
 700              		.loc 1 308 34 is_stmt 0 view .LVU173
 701 0020 43F40073 		orr	r3, r3, #512
 702 0024 C0F88030 		str	r3, [r0, #128]
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 703              		.loc 1 309 9 is_stmt 1 view .LVU174
 704 0028 7047     		bx	lr
 705              	.L52:
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_RXPIN_ENABLE:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_RINV;
 706              		.loc 1 311 9 view .LVU175
 707 002a D0F88030 		ldr	r3, [r0, #128]
 708              		.loc 1 311 34 is_stmt 0 view .LVU176
 709 002e 43F48073 		orr	r3, r3, #256
 710 0032 C0F88030 		str	r3, [r0, #128]
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 711              		.loc 1 312 9 is_stmt 1 view .LVU177
 712 0036 7047     		bx	lr
 713              	.L55:
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_DINV_DISABLE:
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_DINV);
 714              		.loc 1 314 9 view .LVU178
 715 0038 D0F88030 		ldr	r3, [r0, #128]
 716              		.loc 1 314 34 is_stmt 0 view .LVU179
 717 003c 23F48063 		bic	r3, r3, #1024
 718 0040 C0F88030 		str	r3, [r0, #128]
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 20


 719              		.loc 1 315 9 is_stmt 1 view .LVU180
 720 0044 7047     		bx	lr
 721              	.L53:
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_TXPIN_DISABLE:
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_TINV);
 722              		.loc 1 317 9 view .LVU181
 723 0046 D0F88030 		ldr	r3, [r0, #128]
 724              		.loc 1 317 34 is_stmt 0 view .LVU182
 725 004a 23F40073 		bic	r3, r3, #512
 726 004e C0F88030 		str	r3, [r0, #128]
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 727              		.loc 1 318 9 is_stmt 1 view .LVU183
 728 0052 7047     		bx	lr
 729              	.L50:
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     case USART_RXPIN_DISABLE:
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_RINV);
 730              		.loc 1 320 9 view .LVU184
 731 0054 D0F88030 		ldr	r3, [r0, #128]
 732              		.loc 1 320 34 is_stmt 0 view .LVU185
 733 0058 23F48073 		bic	r3, r3, #256
 734 005c C0F88030 		str	r3, [r0, #128]
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 735              		.loc 1 321 9 is_stmt 1 view .LVU186
 736              	.L48:
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     default:
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         break;
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 737              		.loc 1 325 1 is_stmt 0 view .LVU187
 738 0060 7047     		bx	lr
 739              		.cfi_endproc
 740              	.LFE126:
 742              		.section	.text.usart_oversample_config,"ax",%progbits
 743              		.align	1
 744              		.global	usart_oversample_config
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 749              	usart_oversample_config:
 750              	.LVL89:
 751              	.LFB127:
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure the USART oversample mode
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  oversamp: oversample value
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_OVSMOD_8: 8 bits
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_OVSMOD_16: 16 bits
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_oversample_config(uint32_t usart_periph, uint32_t oversamp)
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 752              		.loc 1 338 1 is_stmt 1 view -0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 21


 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /*  clear OVSMOD bit */
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_OVSMOD);
 757              		.loc 1 340 5 view .LVU189
 758 0000 C368     		ldr	r3, [r0, #12]
 759              		.loc 1 340 30 is_stmt 0 view .LVU190
 760 0002 23F40043 		bic	r3, r3, #32768
 761 0006 C360     		str	r3, [r0, #12]
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= oversamp;
 762              		.loc 1 341 5 is_stmt 1 view .LVU191
 763 0008 C368     		ldr	r3, [r0, #12]
 764              		.loc 1 341 30 is_stmt 0 view .LVU192
 765 000a 0B43     		orrs	r3, r3, r1
 766 000c C360     		str	r3, [r0, #12]
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 767              		.loc 1 342 1 view .LVU193
 768 000e 7047     		bx	lr
 769              		.cfi_endproc
 770              	.LFE127:
 772              		.section	.text.usart_sample_bit_config,"ax",%progbits
 773              		.align	1
 774              		.global	usart_sample_bit_config
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	usart_sample_bit_config:
 780              	.LVL90:
 781              	.LFB128:
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure sample bit method
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  obsm: sample bit
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_OSB_1bit: 1 bit
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_OSB_3bit: 3 bits
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_sample_bit_config(uint32_t usart_periph, uint32_t obsm)
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 782              		.loc 1 355 1 is_stmt 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB);
 787              		.loc 1 356 5 view .LVU195
 788 0000 4369     		ldr	r3, [r0, #20]
 789              		.loc 1 356 30 is_stmt 0 view .LVU196
 790 0002 23F40063 		bic	r3, r3, #2048
 791 0006 4361     		str	r3, [r0, #20]
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= obsm;
 792              		.loc 1 357 5 is_stmt 1 view .LVU197
 793 0008 4369     		ldr	r3, [r0, #20]
 794              		.loc 1 357 30 is_stmt 0 view .LVU198
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 22


 795 000a 0B43     		orrs	r3, r3, r1
 796 000c 4361     		str	r3, [r0, #20]
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 797              		.loc 1 358 1 view .LVU199
 798 000e 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE128:
 802              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 803              		.align	1
 804              		.global	usart_receiver_timeout_enable
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 809              	usart_receiver_timeout_enable:
 810              	.LVL91:
 811              	.LFB129:
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable receiver timeout of USART
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 812              		.loc 1 367 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) |= USART_CTL3_RTEN;
 817              		.loc 1 368 5 view .LVU201
 818 0000 D0F88030 		ldr	r3, [r0, #128]
 819              		.loc 1 368 30 is_stmt 0 view .LVU202
 820 0004 43F00103 		orr	r3, r3, #1
 821 0008 C0F88030 		str	r3, [r0, #128]
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 822              		.loc 1 369 1 view .LVU203
 823 000c 7047     		bx	lr
 824              		.cfi_endproc
 825              	.LFE129:
 827              		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 828              		.align	1
 829              		.global	usart_receiver_timeout_disable
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	usart_receiver_timeout_disable:
 835              	.LVL92:
 836              	.LFB130:
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable receiver timeout of USART
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 23


 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 837              		.loc 1 378 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841              		@ link register save eliminated.
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_RTEN);
 842              		.loc 1 379 5 view .LVU205
 843 0000 D0F88030 		ldr	r3, [r0, #128]
 844              		.loc 1 379 30 is_stmt 0 view .LVU206
 845 0004 23F00103 		bic	r3, r3, #1
 846 0008 C0F88030 		str	r3, [r0, #128]
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 847              		.loc 1 380 1 view .LVU207
 848 000c 7047     		bx	lr
 849              		.cfi_endproc
 850              	.LFE130:
 852              		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 853              		.align	1
 854              		.global	usart_receiver_timeout_threshold_config
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 859              	usart_receiver_timeout_threshold_config:
 860              	.LVL93:
 861              	.LFB131:
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    set the receiver timeout threshold of USART
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  rtimeout: 0-0x00FFFFFF
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 862              		.loc 1 390 1 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 867              		.loc 1 391 5 view .LVU209
 868 0000 D0F88430 		ldr	r3, [r0, #132]
 869              		.loc 1 391 28 is_stmt 0 view .LVU210
 870 0004 03F07F43 		and	r3, r3, #-16777216
 871 0008 C0F88430 		str	r3, [r0, #132]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 872              		.loc 1 392 5 is_stmt 1 view .LVU211
 873 000c D0F88430 		ldr	r3, [r0, #132]
 874              		.loc 1 392 28 is_stmt 0 view .LVU212
 875 0010 0B43     		orrs	r3, r3, r1
 876 0012 C0F88430 		str	r3, [r0, #132]
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 877              		.loc 1 393 1 view .LVU213
 878 0016 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 24


 879              		.cfi_endproc
 880              	.LFE131:
 882              		.section	.text.usart_data_transmit,"ax",%progbits
 883              		.align	1
 884              		.global	usart_data_transmit
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	usart_data_transmit:
 890              	.LVL94:
 891              	.LFB132:
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    USART transmit data function
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  data: data of transmission
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint16_t data)
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 892              		.loc 1 403 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_DATA(usart_periph) = USART_DATA_DATA & (uint32_t)data;
 897              		.loc 1 404 5 view .LVU215
 898              		.loc 1 404 48 is_stmt 0 view .LVU216
 899 0000 C1F30801 		ubfx	r1, r1, #0, #9
 900              	.LVL95:
 901              		.loc 1 404 30 view .LVU217
 902 0004 4160     		str	r1, [r0, #4]
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 903              		.loc 1 405 1 view .LVU218
 904 0006 7047     		bx	lr
 905              		.cfi_endproc
 906              	.LFE132:
 908              		.section	.text.usart_data_receive,"ax",%progbits
 909              		.align	1
 910              		.global	usart_data_receive
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
 915              	usart_data_receive:
 916              	.LVL96:
 917              	.LFB133:
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    USART receive data function
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     data of received
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 918              		.loc 1 414 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 25


 919              		.cfi_startproc
 920              		@ args = 0, pretend = 0, frame = 0
 921              		@ frame_needed = 0, uses_anonymous_args = 0
 922              		@ link register save eliminated.
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 923              		.loc 1 415 5 view .LVU220
 924              		.loc 1 415 23 is_stmt 0 view .LVU221
 925 0000 4068     		ldr	r0, [r0, #4]
 926              	.LVL97:
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 927              		.loc 1 416 1 view .LVU222
 928 0002 C0F30800 		ubfx	r0, r0, #0, #9
 929 0006 7047     		bx	lr
 930              		.cfi_endproc
 931              	.LFE133:
 933              		.section	.text.usart_address_config,"ax",%progbits
 934              		.align	1
 935              		.global	usart_address_config
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	usart_address_config:
 941              	.LVL98:
 942              	.LFB134:
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure the address of the USART in wake up by address match mode
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  addr: address of USART/UART
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 943              		.loc 1 426 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 948              		.loc 1 427 5 view .LVU224
 949 0000 0369     		ldr	r3, [r0, #16]
 950              		.loc 1 427 30 is_stmt 0 view .LVU225
 951 0002 23F00F03 		bic	r3, r3, #15
 952 0006 0361     		str	r3, [r0, #16]
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & (uint32_t)addr);
 953              		.loc 1 428 5 is_stmt 1 view .LVU226
 954 0008 0369     		ldr	r3, [r0, #16]
 955              		.loc 1 428 50 is_stmt 0 view .LVU227
 956 000a 01F00F01 		and	r1, r1, #15
 957              	.LVL99:
 958              		.loc 1 428 30 view .LVU228
 959 000e 0B43     		orrs	r3, r3, r1
 960 0010 0361     		str	r3, [r0, #16]
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 961              		.loc 1 429 1 view .LVU229
 962 0012 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 26


 963              		.cfi_endproc
 964              	.LFE134:
 966              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 967              		.align	1
 968              		.global	usart_mute_mode_enable
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	usart_mute_mode_enable:
 974              	.LVL100:
 975              	.LFB135:
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable mute mode
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 976              		.loc 1 438 1 is_stmt 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980              		@ link register save eliminated.
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 981              		.loc 1 439 5 view .LVU231
 982 0000 C368     		ldr	r3, [r0, #12]
 983              		.loc 1 439 30 is_stmt 0 view .LVU232
 984 0002 43F00203 		orr	r3, r3, #2
 985 0006 C360     		str	r3, [r0, #12]
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 986              		.loc 1 440 1 view .LVU233
 987 0008 7047     		bx	lr
 988              		.cfi_endproc
 989              	.LFE135:
 991              		.section	.text.usart_mute_mode_disable,"ax",%progbits
 992              		.align	1
 993              		.global	usart_mute_mode_disable
 994              		.syntax unified
 995              		.thumb
 996              		.thumb_func
 998              	usart_mute_mode_disable:
 999              	.LVL101:
 1000              	.LFB136:
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable mute mode
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1001              		.loc 1 449 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 27


 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 1005              		@ link register save eliminated.
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 1006              		.loc 1 450 5 view .LVU235
 1007 0000 C368     		ldr	r3, [r0, #12]
 1008              		.loc 1 450 30 is_stmt 0 view .LVU236
 1009 0002 23F00203 		bic	r3, r3, #2
 1010 0006 C360     		str	r3, [r0, #12]
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1011              		.loc 1 451 1 view .LVU237
 1012 0008 7047     		bx	lr
 1013              		.cfi_endproc
 1014              	.LFE136:
 1016              		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 1017              		.align	1
 1018              		.global	usart_mute_mode_wakeup_config
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	usart_mute_mode_wakeup_config:
 1024              	.LVL102:
 1025              	.LFB137:
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure wakeup method in mute mode
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  wmehtod: two method be used to enter or exit the mute mode
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_WM_IDLE: idle line
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_WM_ADDR: address mask
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmehtod)
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1026              		.loc 1 464 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030              		@ link register save eliminated.
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 1031              		.loc 1 465 5 view .LVU239
 1032 0000 C368     		ldr	r3, [r0, #12]
 1033              		.loc 1 465 30 is_stmt 0 view .LVU240
 1034 0002 23F40063 		bic	r3, r3, #2048
 1035 0006 C360     		str	r3, [r0, #12]
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= wmehtod;
 1036              		.loc 1 466 5 is_stmt 1 view .LVU241
 1037 0008 C368     		ldr	r3, [r0, #12]
 1038              		.loc 1 466 30 is_stmt 0 view .LVU242
 1039 000a 0B43     		orrs	r3, r3, r1
 1040 000c C360     		str	r3, [r0, #12]
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1041              		.loc 1 467 1 view .LVU243
 1042 000e 7047     		bx	lr
 1043              		.cfi_endproc
 1044              	.LFE137:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 28


 1046              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 1047              		.align	1
 1048              		.global	usart_lin_mode_enable
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	usart_lin_mode_enable:
 1054              	.LVL103:
 1055              	.LFB138:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable LIN mode
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1056              		.loc 1 476 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 1061              		.loc 1 477 5 view .LVU245
 1062 0000 0369     		ldr	r3, [r0, #16]
 1063              		.loc 1 477 30 is_stmt 0 view .LVU246
 1064 0002 43F48043 		orr	r3, r3, #16384
 1065 0006 0361     		str	r3, [r0, #16]
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1066              		.loc 1 478 1 view .LVU247
 1067 0008 7047     		bx	lr
 1068              		.cfi_endproc
 1069              	.LFE138:
 1071              		.section	.text.usart_lin_mode_disable,"ax",%progbits
 1072              		.align	1
 1073              		.global	usart_lin_mode_disable
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	usart_lin_mode_disable:
 1079              	.LVL104:
 1080              	.LFB139:
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable LIN mode
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1081              		.loc 1 487 1 is_stmt 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		@ link register save eliminated.
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 29


 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 1086              		.loc 1 488 5 view .LVU249
 1087 0000 0369     		ldr	r3, [r0, #16]
 1088              		.loc 1 488 30 is_stmt 0 view .LVU250
 1089 0002 23F48043 		bic	r3, r3, #16384
 1090 0006 0361     		str	r3, [r0, #16]
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1091              		.loc 1 489 1 view .LVU251
 1092 0008 7047     		bx	lr
 1093              		.cfi_endproc
 1094              	.LFE139:
 1096              		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 1097              		.align	1
 1098              		.global	usart_lin_break_detection_length_config
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1103              	usart_lin_break_detection_length_config:
 1104              	.LVL105:
 1105              	.LFB140:
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure lin break frame length
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  lblen: lin break frame length
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1106              		.loc 1 502 1 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 1111              		.loc 1 503 5 view .LVU253
 1112 0000 0369     		ldr	r3, [r0, #16]
 1113              		.loc 1 503 30 is_stmt 0 view .LVU254
 1114 0002 23F02003 		bic	r3, r3, #32
 1115 0006 0361     		str	r3, [r0, #16]
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 1116              		.loc 1 504 5 is_stmt 1 view .LVU255
 1117 0008 0369     		ldr	r3, [r0, #16]
 1118              		.loc 1 504 51 is_stmt 0 view .LVU256
 1119 000a 01F02001 		and	r1, r1, #32
 1120              	.LVL106:
 1121              		.loc 1 504 30 view .LVU257
 1122 000e 0B43     		orrs	r3, r3, r1
 1123 0010 0361     		str	r3, [r0, #16]
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1124              		.loc 1 505 1 view .LVU258
 1125 0012 7047     		bx	lr
 1126              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 30


 1127              	.LFE140:
 1129              		.section	.text.usart_send_break,"ax",%progbits
 1130              		.align	1
 1131              		.global	usart_send_break
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1136              	usart_send_break:
 1137              	.LVL107:
 1138              	.LFB141:
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    send break frame
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_send_break(uint32_t usart_periph)
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1139              		.loc 1 514 1 is_stmt 1 view -0
 1140              		.cfi_startproc
 1141              		@ args = 0, pretend = 0, frame = 0
 1142              		@ frame_needed = 0, uses_anonymous_args = 0
 1143              		@ link register save eliminated.
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 1144              		.loc 1 515 5 view .LVU260
 1145 0000 C368     		ldr	r3, [r0, #12]
 1146              		.loc 1 515 30 is_stmt 0 view .LVU261
 1147 0002 43F00103 		orr	r3, r3, #1
 1148 0006 C360     		str	r3, [r0, #12]
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1149              		.loc 1 516 1 view .LVU262
 1150 0008 7047     		bx	lr
 1151              		.cfi_endproc
 1152              	.LFE141:
 1154              		.section	.text.usart_halfduplex_enable,"ax",%progbits
 1155              		.align	1
 1156              		.global	usart_halfduplex_enable
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1161              	usart_halfduplex_enable:
 1162              	.LVL108:
 1163              	.LFB142:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable half duplex mode
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1164              		.loc 1 525 1 is_stmt 1 view -0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 0
 1167              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 31


 1168              		@ link register save eliminated.
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 1169              		.loc 1 526 5 view .LVU264
 1170 0000 4369     		ldr	r3, [r0, #20]
 1171              		.loc 1 526 30 is_stmt 0 view .LVU265
 1172 0002 43F00803 		orr	r3, r3, #8
 1173 0006 4361     		str	r3, [r0, #20]
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1174              		.loc 1 527 1 view .LVU266
 1175 0008 7047     		bx	lr
 1176              		.cfi_endproc
 1177              	.LFE142:
 1179              		.section	.text.usart_halfduplex_disable,"ax",%progbits
 1180              		.align	1
 1181              		.global	usart_halfduplex_disable
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1186              	usart_halfduplex_disable:
 1187              	.LVL109:
 1188              	.LFB143:
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable half duplex mode
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1189              		.loc 1 536 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193              		@ link register save eliminated.
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 1194              		.loc 1 537 5 view .LVU268
 1195 0000 4369     		ldr	r3, [r0, #20]
 1196              		.loc 1 537 30 is_stmt 0 view .LVU269
 1197 0002 23F00803 		bic	r3, r3, #8
 1198 0006 4361     		str	r3, [r0, #20]
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1199              		.loc 1 538 1 view .LVU270
 1200 0008 7047     		bx	lr
 1201              		.cfi_endproc
 1202              	.LFE143:
 1204              		.section	.text.usart_synchronous_clock_enable,"ax",%progbits
 1205              		.align	1
 1206              		.global	usart_synchronous_clock_enable
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	usart_synchronous_clock_enable:
 1212              	.LVL110:
 1213              	.LFB144:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 32


 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable CK pin in synchronous mode
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1214              		.loc 1 547 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1219              		.loc 1 548 5 view .LVU272
 1220 0000 0369     		ldr	r3, [r0, #16]
 1221              		.loc 1 548 30 is_stmt 0 view .LVU273
 1222 0002 43F40063 		orr	r3, r3, #2048
 1223 0006 0361     		str	r3, [r0, #16]
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1224              		.loc 1 549 1 view .LVU274
 1225 0008 7047     		bx	lr
 1226              		.cfi_endproc
 1227              	.LFE144:
 1229              		.section	.text.usart_synchronous_clock_disable,"ax",%progbits
 1230              		.align	1
 1231              		.global	usart_synchronous_clock_disable
 1232              		.syntax unified
 1233              		.thumb
 1234              		.thumb_func
 1236              	usart_synchronous_clock_disable:
 1237              	.LVL111:
 1238              	.LFB145:
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable CK pin in synchronous mode
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1239              		.loc 1 558 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243              		@ link register save eliminated.
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1244              		.loc 1 559 5 view .LVU276
 1245 0000 0369     		ldr	r3, [r0, #16]
 1246              		.loc 1 559 30 is_stmt 0 view .LVU277
 1247 0002 23F40063 		bic	r3, r3, #2048
 1248 0006 0361     		str	r3, [r0, #16]
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1249              		.loc 1 560 1 view .LVU278
 1250 0008 7047     		bx	lr
 1251              		.cfi_endproc
 1252              	.LFE145:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 33


 1254              		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1255              		.align	1
 1256              		.global	usart_synchronous_clock_config
 1257              		.syntax unified
 1258              		.thumb
 1259              		.thumb_func
 1261              	usart_synchronous_clock_config:
 1262              	.LVL112:
 1263              	.LFB146:
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART synchronous mode parameters
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  clen: CK length
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  cph: clock phase
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  cpl: clock polarity
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1264              		.loc 1 581 1 is_stmt 1 view -0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269              		.loc 1 581 1 is_stmt 0 view .LVU280
 1270 0000 10B4     		push	{r4}
 1271              	.LCFI2:
 1272              		.cfi_def_cfa_offset 4
 1273              		.cfi_offset 4, -4
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1274              		.loc 1 582 5 is_stmt 1 view .LVU281
 1275 0002 0469     		ldr	r4, [r0, #16]
 1276              		.loc 1 582 30 is_stmt 0 view .LVU282
 1277 0004 24F4E064 		bic	r4, r4, #1792
 1278 0008 0461     		str	r4, [r0, #16]
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) = (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL 
 1279              		.loc 1 583 5 is_stmt 1 view .LVU283
 1280              		.loc 1 583 49 is_stmt 0 view .LVU284
 1281 000a 01F48071 		and	r1, r1, #256
 1282              	.LVL113:
 1283              		.loc 1 583 75 view .LVU285
 1284 000e 02F40072 		and	r2, r2, #512
 1285              	.LVL114:
 1286              		.loc 1 583 57 view .LVU286
 1287 0012 1143     		orrs	r1, r1, r2
 1288              		.loc 1 583 100 view .LVU287
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 34


 1289 0014 03F48063 		and	r3, r3, #1024
 1290              	.LVL115:
 1291              		.loc 1 583 82 view .LVU288
 1292 0018 1943     		orrs	r1, r1, r3
 1293              		.loc 1 583 30 view .LVU289
 1294 001a 0161     		str	r1, [r0, #16]
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1295              		.loc 1 584 1 view .LVU290
 1296 001c 5DF8044B 		ldr	r4, [sp], #4
 1297              	.LCFI3:
 1298              		.cfi_restore 4
 1299              		.cfi_def_cfa_offset 0
 1300 0020 7047     		bx	lr
 1301              		.cfi_endproc
 1302              	.LFE146:
 1304              		.section	.text.usart_guard_time_config,"ax",%progbits
 1305              		.align	1
 1306              		.global	usart_guard_time_config
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	usart_guard_time_config:
 1312              	.LVL116:
 1313              	.LFB147:
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure guard time value in smartcard mode
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  guat: guard time value, 0-0xFF
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint8_t guat)
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1314              		.loc 1 594 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1319              		.loc 1 595 5 view .LVU292
 1320 0000 8369     		ldr	r3, [r0, #24]
 1321              		.loc 1 595 28 is_stmt 0 view .LVU293
 1322 0002 23F47F43 		bic	r3, r3, #65280
 1323 0006 8361     		str	r3, [r0, #24]
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((uint32_t)guat << GP_GUAT_OFFSET));
 1324              		.loc 1 596 5 is_stmt 1 view .LVU294
 1325 0008 8369     		ldr	r3, [r0, #24]
 1326              		.loc 1 596 28 is_stmt 0 view .LVU295
 1327 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1328 000e 8361     		str	r3, [r0, #24]
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1329              		.loc 1 597 1 view .LVU296
 1330 0010 7047     		bx	lr
 1331              		.cfi_endproc
 1332              	.LFE147:
 1334              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 35


 1335              		.align	1
 1336              		.global	usart_smartcard_mode_enable
 1337              		.syntax unified
 1338              		.thumb
 1339              		.thumb_func
 1341              	usart_smartcard_mode_enable:
 1342              	.LVL117:
 1343              	.LFB148:
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable smartcard mode
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1344              		.loc 1 606 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1349              		.loc 1 607 5 view .LVU298
 1350 0000 4369     		ldr	r3, [r0, #20]
 1351              		.loc 1 607 30 is_stmt 0 view .LVU299
 1352 0002 43F02003 		orr	r3, r3, #32
 1353 0006 4361     		str	r3, [r0, #20]
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1354              		.loc 1 608 1 view .LVU300
 1355 0008 7047     		bx	lr
 1356              		.cfi_endproc
 1357              	.LFE148:
 1359              		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1360              		.align	1
 1361              		.global	usart_smartcard_mode_disable
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1366              	usart_smartcard_mode_disable:
 1367              	.LVL118:
 1368              	.LFB149:
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable smartcard mode
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1369              		.loc 1 617 1 is_stmt 1 view -0
 1370              		.cfi_startproc
 1371              		@ args = 0, pretend = 0, frame = 0
 1372              		@ frame_needed = 0, uses_anonymous_args = 0
 1373              		@ link register save eliminated.
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 36


 1374              		.loc 1 618 5 view .LVU302
 1375 0000 4369     		ldr	r3, [r0, #20]
 1376              		.loc 1 618 30 is_stmt 0 view .LVU303
 1377 0002 23F02003 		bic	r3, r3, #32
 1378 0006 4361     		str	r3, [r0, #20]
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1379              		.loc 1 619 1 view .LVU304
 1380 0008 7047     		bx	lr
 1381              		.cfi_endproc
 1382              	.LFE149:
 1384              		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1385              		.align	1
 1386              		.global	usart_smartcard_mode_nack_enable
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1391              	usart_smartcard_mode_nack_enable:
 1392              	.LVL119:
 1393              	.LFB150:
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable NACK in smartcard mode
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1394              		.loc 1 628 1 is_stmt 1 view -0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1399              		.loc 1 629 5 view .LVU306
 1400 0000 4369     		ldr	r3, [r0, #20]
 1401              		.loc 1 629 30 is_stmt 0 view .LVU307
 1402 0002 43F01003 		orr	r3, r3, #16
 1403 0006 4361     		str	r3, [r0, #20]
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1404              		.loc 1 630 1 view .LVU308
 1405 0008 7047     		bx	lr
 1406              		.cfi_endproc
 1407              	.LFE150:
 1409              		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1410              		.align	1
 1411              		.global	usart_smartcard_mode_nack_disable
 1412              		.syntax unified
 1413              		.thumb
 1414              		.thumb_func
 1416              	usart_smartcard_mode_nack_disable:
 1417              	.LVL120:
 1418              	.LFB151:
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable NACK in smartcard mode
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 37


 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1419              		.loc 1 639 1 is_stmt 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423              		@ link register save eliminated.
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1424              		.loc 1 640 5 view .LVU310
 1425 0000 4369     		ldr	r3, [r0, #20]
 1426              		.loc 1 640 30 is_stmt 0 view .LVU311
 1427 0002 23F01003 		bic	r3, r3, #16
 1428 0006 4361     		str	r3, [r0, #20]
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1429              		.loc 1 641 1 view .LVU312
 1430 0008 7047     		bx	lr
 1431              		.cfi_endproc
 1432              	.LFE151:
 1434              		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1435              		.align	1
 1436              		.global	usart_smartcard_autoretry_config
 1437              		.syntax unified
 1438              		.thumb
 1439              		.thumb_func
 1441              	usart_smartcard_autoretry_config:
 1442              	.LVL121:
 1443              	.LFB152:
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure smartcard auto-retry number
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  scrtnum: smartcard auto-retry number
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint8_t scrtnum)
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1444              		.loc 1 651 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 1448              		@ link register save eliminated.
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_SCRTNUM);
 1449              		.loc 1 652 5 view .LVU314
 1450 0000 D0F88030 		ldr	r3, [r0, #128]
 1451              		.loc 1 652 30 is_stmt 0 view .LVU315
 1452 0004 23F00E03 		bic	r3, r3, #14
 1453 0008 C0F88030 		str	r3, [r0, #128]
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) |= (USART_CTL3_SCRTNUM & ((uint32_t)scrtnum << CTL3_SCRTNUM_OFFSET));
 1454              		.loc 1 653 5 is_stmt 1 view .LVU316
 1455 000c D0F88030 		ldr	r3, [r0, #128]
 1456              		.loc 1 653 74 is_stmt 0 view .LVU317
 1457 0010 4900     		lsls	r1, r1, #1
 1458              	.LVL122:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 38


 1459              		.loc 1 653 53 view .LVU318
 1460 0012 01F00E01 		and	r1, r1, #14
 1461              		.loc 1 653 30 view .LVU319
 1462 0016 0B43     		orrs	r3, r3, r1
 1463 0018 C0F88030 		str	r3, [r0, #128]
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1464              		.loc 1 654 1 view .LVU320
 1465 001c 7047     		bx	lr
 1466              		.cfi_endproc
 1467              	.LFE152:
 1469              		.section	.text.usart_block_length_config,"ax",%progbits
 1470              		.align	1
 1471              		.global	usart_block_length_config
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	usart_block_length_config:
 1477              	.LVL123:
 1478              	.LFB153:
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure block length in Smartcard T=1 reception
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  bl: block length
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint8_t bl)
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1479              		.loc 1 664 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483              		@ link register save eliminated.
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 1484              		.loc 1 665 5 view .LVU322
 1485 0000 D0F88430 		ldr	r3, [r0, #132]
 1486              		.loc 1 665 28 is_stmt 0 view .LVU323
 1487 0004 23F07F43 		bic	r3, r3, #-16777216
 1488 0008 C0F88430 		str	r3, [r0, #132]
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((uint32_t)bl << RT_BL_OFFSET));
 1489              		.loc 1 666 5 is_stmt 1 view .LVU324
 1490 000c D0F88430 		ldr	r3, [r0, #132]
 1491              		.loc 1 666 28 is_stmt 0 view .LVU325
 1492 0010 43EA0163 		orr	r3, r3, r1, lsl #24
 1493 0014 C0F88430 		str	r3, [r0, #132]
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1494              		.loc 1 667 1 view .LVU326
 1495 0018 7047     		bx	lr
 1496              		.cfi_endproc
 1497              	.LFE153:
 1499              		.section	.text.usart_irda_mode_enable,"ax",%progbits
 1500              		.align	1
 1501              		.global	usart_irda_mode_enable
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 39


 1506              	usart_irda_mode_enable:
 1507              	.LVL124:
 1508              	.LFB154:
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable IrDA mode
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1509              		.loc 1 676 1 is_stmt 1 view -0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 0
 1512              		@ frame_needed = 0, uses_anonymous_args = 0
 1513              		@ link register save eliminated.
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 1514              		.loc 1 677 5 view .LVU328
 1515 0000 4369     		ldr	r3, [r0, #20]
 1516              		.loc 1 677 30 is_stmt 0 view .LVU329
 1517 0002 43F00203 		orr	r3, r3, #2
 1518 0006 4361     		str	r3, [r0, #20]
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1519              		.loc 1 678 1 view .LVU330
 1520 0008 7047     		bx	lr
 1521              		.cfi_endproc
 1522              	.LFE154:
 1524              		.section	.text.usart_irda_mode_disable,"ax",%progbits
 1525              		.align	1
 1526              		.global	usart_irda_mode_disable
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1531              	usart_irda_mode_disable:
 1532              	.LVL125:
 1533              	.LFB155:
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable IrDA mode
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1534              		.loc 1 687 1 is_stmt 1 view -0
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		@ link register save eliminated.
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 1539              		.loc 1 688 5 view .LVU332
 1540 0000 4369     		ldr	r3, [r0, #20]
 1541              		.loc 1 688 30 is_stmt 0 view .LVU333
 1542 0002 23F00203 		bic	r3, r3, #2
 1543 0006 4361     		str	r3, [r0, #20]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 40


 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1544              		.loc 1 689 1 view .LVU334
 1545 0008 7047     		bx	lr
 1546              		.cfi_endproc
 1547              	.LFE155:
 1549              		.section	.text.usart_prescaler_config,"ax",%progbits
 1550              		.align	1
 1551              		.global	usart_prescaler_config
 1552              		.syntax unified
 1553              		.thumb
 1554              		.thumb_func
 1556              	usart_prescaler_config:
 1557              	.LVL126:
 1558              	.LFB156:
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure the peripheral clock prescaler in USART IrDA low-power mode
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  psc: 0-0xFF
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1559              		.loc 1 699 1 is_stmt 1 view -0
 1560              		.cfi_startproc
 1561              		@ args = 0, pretend = 0, frame = 0
 1562              		@ frame_needed = 0, uses_anonymous_args = 0
 1563              		@ link register save eliminated.
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 1564              		.loc 1 700 5 view .LVU336
 1565 0000 8369     		ldr	r3, [r0, #24]
 1566              		.loc 1 700 28 is_stmt 0 view .LVU337
 1567 0002 23F0FF03 		bic	r3, r3, #255
 1568 0006 8361     		str	r3, [r0, #24]
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) |= (uint32_t)psc;
 1569              		.loc 1 701 5 is_stmt 1 view .LVU338
 1570 0008 8369     		ldr	r3, [r0, #24]
 1571              		.loc 1 701 28 is_stmt 0 view .LVU339
 1572 000a 0B43     		orrs	r3, r3, r1
 1573 000c 8361     		str	r3, [r0, #24]
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1574              		.loc 1 702 1 view .LVU340
 1575 000e 7047     		bx	lr
 1576              		.cfi_endproc
 1577              	.LFE156:
 1579              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 1580              		.align	1
 1581              		.global	usart_irda_lowpower_config
 1582              		.syntax unified
 1583              		.thumb
 1584              		.thumb_func
 1586              	usart_irda_lowpower_config:
 1587              	.LVL127:
 1588              	.LFB157:
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 41


 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure IrDA low-power
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_IRLP_LOW: low-power
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1589              		.loc 1 715 1 is_stmt 1 view -0
 1590              		.cfi_startproc
 1591              		@ args = 0, pretend = 0, frame = 0
 1592              		@ frame_needed = 0, uses_anonymous_args = 0
 1593              		@ link register save eliminated.
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 1594              		.loc 1 716 5 view .LVU342
 1595 0000 4369     		ldr	r3, [r0, #20]
 1596              		.loc 1 716 30 is_stmt 0 view .LVU343
 1597 0002 23F00403 		bic	r3, r3, #4
 1598 0006 4361     		str	r3, [r0, #20]
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 1599              		.loc 1 717 5 is_stmt 1 view .LVU344
 1600 0008 4369     		ldr	r3, [r0, #20]
 1601              		.loc 1 717 50 is_stmt 0 view .LVU345
 1602 000a 01F00401 		and	r1, r1, #4
 1603              	.LVL128:
 1604              		.loc 1 717 30 view .LVU346
 1605 000e 0B43     		orrs	r3, r3, r1
 1606 0010 4361     		str	r3, [r0, #20]
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1607              		.loc 1 718 1 view .LVU347
 1608 0012 7047     		bx	lr
 1609              		.cfi_endproc
 1610              	.LFE157:
 1612              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 1613              		.align	1
 1614              		.global	usart_hardware_flow_rts_config
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1619              	usart_hardware_flow_rts_config:
 1620              	.LVL129:
 1621              	.LFB158:
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control RTS
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 42


 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1622              		.loc 1 731 1 is_stmt 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 1626              		@ link register save eliminated.
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_RTSEN);
 1627              		.loc 1 732 5 view .LVU349
 1628 0000 4369     		ldr	r3, [r0, #20]
 1629              		.loc 1 732 30 is_stmt 0 view .LVU350
 1630 0002 23F48073 		bic	r3, r3, #256
 1631 0006 4361     		str	r3, [r0, #20]
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_RTSEN & rtsconfig);
 1632              		.loc 1 733 5 is_stmt 1 view .LVU351
 1633 0008 4369     		ldr	r3, [r0, #20]
 1634              		.loc 1 733 51 is_stmt 0 view .LVU352
 1635 000a 01F48071 		and	r1, r1, #256
 1636              	.LVL130:
 1637              		.loc 1 733 30 view .LVU353
 1638 000e 0B43     		orrs	r3, r3, r1
 1639 0010 4361     		str	r3, [r0, #20]
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1640              		.loc 1 734 1 view .LVU354
 1641 0012 7047     		bx	lr
 1642              		.cfi_endproc
 1643              	.LFE158:
 1645              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 1646              		.align	1
 1647              		.global	usart_hardware_flow_cts_config
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1652              	usart_hardware_flow_cts_config:
 1653              	.LVL131:
 1654              	.LFB159:
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control CTS
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1655              		.loc 1 746 1 is_stmt 1 view -0
 1656              		.cfi_startproc
 1657              		@ args = 0, pretend = 0, frame = 0
 1658              		@ frame_needed = 0, uses_anonymous_args = 0
 1659              		@ link register save eliminated.
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_CTSEN);
 1660              		.loc 1 747 5 view .LVU356
 1661 0000 4369     		ldr	r3, [r0, #20]
 1662              		.loc 1 747 30 is_stmt 0 view .LVU357
 1663 0002 23F40073 		bic	r3, r3, #512
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 43


 1664 0006 4361     		str	r3, [r0, #20]
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_CTSEN & ctsconfig);
 1665              		.loc 1 748 5 is_stmt 1 view .LVU358
 1666 0008 4369     		ldr	r3, [r0, #20]
 1667              		.loc 1 748 51 is_stmt 0 view .LVU359
 1668 000a 01F40071 		and	r1, r1, #512
 1669              	.LVL132:
 1670              		.loc 1 748 30 view .LVU360
 1671 000e 0B43     		orrs	r3, r3, r1
 1672 0010 4361     		str	r3, [r0, #20]
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1673              		.loc 1 749 1 view .LVU361
 1674 0012 7047     		bx	lr
 1675              		.cfi_endproc
 1676              	.LFE159:
 1678              		.section	.text.usart_break_frame_coherence_config,"ax",%progbits
 1679              		.align	1
 1680              		.global	usart_break_frame_coherence_config
 1681              		.syntax unified
 1682              		.thumb
 1683              		.thumb_func
 1685              	usart_break_frame_coherence_config:
 1686              	.LVL133:
 1687              	.LFB160:
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure break frame coherence mode
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  bcm:
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_BCM_NONE: no parity error is detected
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_BCM_EN:   parity error is detected
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_break_frame_coherence_config(uint32_t usart_periph, uint32_t bcm)
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1688              		.loc 1 762 1 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 1692              		@ link register save eliminated.
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_BCM);
 1693              		.loc 1 763 5 view .LVU363
 1694 0000 D0F8C030 		ldr	r3, [r0, #192]
 1695              		.loc 1 763 29 is_stmt 0 view .LVU364
 1696 0004 23F00403 		bic	r3, r3, #4
 1697 0008 C0F8C030 		str	r3, [r0, #192]
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_BCM & bcm);
 1698              		.loc 1 764 5 is_stmt 1 view .LVU365
 1699 000c D0F8C030 		ldr	r3, [r0, #192]
 1700              		.loc 1 764 47 is_stmt 0 view .LVU366
 1701 0010 01F00401 		and	r1, r1, #4
 1702              	.LVL134:
 1703              		.loc 1 764 29 view .LVU367
 1704 0014 0B43     		orrs	r3, r3, r1
 1705 0016 C0F8C030 		str	r3, [r0, #192]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 44


 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1706              		.loc 1 765 1 view .LVU368
 1707 001a 7047     		bx	lr
 1708              		.cfi_endproc
 1709              	.LFE160:
 1711              		.section	.text.usart_parity_check_coherence_config,"ax",%progbits
 1712              		.align	1
 1713              		.global	usart_parity_check_coherence_config
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1718              	usart_parity_check_coherence_config:
 1719              	.LVL135:
 1720              	.LFB161:
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure parity check coherence mode
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  pcm:
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_PCM_NONE: not check parity
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_PCM_EN:   check the parity
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_parity_check_coherence_config(uint32_t usart_periph, uint32_t pcm)
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1721              		.loc 1 778 1 is_stmt 1 view -0
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 0
 1724              		@ frame_needed = 0, uses_anonymous_args = 0
 1725              		@ link register save eliminated.
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_PCM);
 1726              		.loc 1 779 5 view .LVU370
 1727 0000 D0F8C030 		ldr	r3, [r0, #192]
 1728              		.loc 1 779 29 is_stmt 0 view .LVU371
 1729 0004 23F00203 		bic	r3, r3, #2
 1730 0008 C0F8C030 		str	r3, [r0, #192]
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_PCM & pcm);
 1731              		.loc 1 780 5 is_stmt 1 view .LVU372
 1732 000c D0F8C030 		ldr	r3, [r0, #192]
 1733              		.loc 1 780 47 is_stmt 0 view .LVU373
 1734 0010 01F00201 		and	r1, r1, #2
 1735              	.LVL136:
 1736              		.loc 1 780 29 view .LVU374
 1737 0014 0B43     		orrs	r3, r3, r1
 1738 0016 C0F8C030 		str	r3, [r0, #192]
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1739              		.loc 1 781 1 view .LVU375
 1740 001a 7047     		bx	lr
 1741              		.cfi_endproc
 1742              	.LFE161:
 1744              		.section	.text.usart_hardware_flow_coherence_config,"ax",%progbits
 1745              		.align	1
 1746              		.global	usart_hardware_flow_coherence_config
 1747              		.syntax unified
 1748              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 45


 1749              		.thumb_func
 1751              	usart_hardware_flow_coherence_config:
 1752              	.LVL137:
 1753              	.LFB162:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control coherence mode
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  hcm:
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_HCM_NONE: nRTS signal equals to the rxne status register
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_HCM_EN:   nRTS signal is set when the last data bit has been sampled
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1754              		.loc 1 794 1 is_stmt 1 view -0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 0
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_HCM);
 1759              		.loc 1 795 5 view .LVU377
 1760 0000 D0F8C030 		ldr	r3, [r0, #192]
 1761              		.loc 1 795 29 is_stmt 0 view .LVU378
 1762 0004 23F00103 		bic	r3, r3, #1
 1763 0008 C0F8C030 		str	r3, [r0, #192]
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_HCM & hcm);
 1764              		.loc 1 796 5 is_stmt 1 view .LVU379
 1765 000c D0F8C030 		ldr	r3, [r0, #192]
 1766              		.loc 1 796 47 is_stmt 0 view .LVU380
 1767 0010 01F00101 		and	r1, r1, #1
 1768              	.LVL138:
 1769              		.loc 1 796 29 view .LVU381
 1770 0014 0B43     		orrs	r3, r3, r1
 1771 0016 C0F8C030 		str	r3, [r0, #192]
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1772              		.loc 1 797 1 view .LVU382
 1773 001a 7047     		bx	lr
 1774              		.cfi_endproc
 1775              	.LFE162:
 1777              		.section	.text.usart_dma_receive_config,"ax",%progbits
 1778              		.align	1
 1779              		.global	usart_dma_receive_config
 1780              		.syntax unified
 1781              		.thumb
 1782              		.thumb_func
 1784              	usart_dma_receive_config:
 1785              	.LVL139:
 1786              	.LFB163:
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART DMA reception
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 46


 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_DMA_ENABLE: DMA enable for reception
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_DMA_DISABLE: DMA disable for reception
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1787              		.loc 1 810 1 is_stmt 1 view -0
 1788              		.cfi_startproc
 1789              		@ args = 0, pretend = 0, frame = 0
 1790              		@ frame_needed = 0, uses_anonymous_args = 0
 1791              		@ link register save eliminated.
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENR);
 1792              		.loc 1 811 5 view .LVU384
 1793 0000 4369     		ldr	r3, [r0, #20]
 1794              		.loc 1 811 30 is_stmt 0 view .LVU385
 1795 0002 23F04003 		bic	r3, r3, #64
 1796 0006 4361     		str	r3, [r0, #20]
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENR & dmacmd);
 1797              		.loc 1 812 5 is_stmt 1 view .LVU386
 1798 0008 4369     		ldr	r3, [r0, #20]
 1799              		.loc 1 812 50 is_stmt 0 view .LVU387
 1800 000a 01F04001 		and	r1, r1, #64
 1801              	.LVL140:
 1802              		.loc 1 812 30 view .LVU388
 1803 000e 0B43     		orrs	r3, r3, r1
 1804 0010 4361     		str	r3, [r0, #20]
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1805              		.loc 1 813 1 view .LVU389
 1806 0012 7047     		bx	lr
 1807              		.cfi_endproc
 1808              	.LFE163:
 1810              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 1811              		.align	1
 1812              		.global	usart_dma_transmit_config
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1817              	usart_dma_transmit_config:
 1818              	.LVL141:
 1819              	.LFB164:
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    configure USART DMA transmission
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_DMA_ENABLE:  DMA enable for transmission
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_DMA_DISABLE: DMA disable for transmission
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1820              		.loc 1 826 1 is_stmt 1 view -0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 47


 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824              		@ link register save eliminated.
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENT);
 1825              		.loc 1 827 5 view .LVU391
 1826 0000 4369     		ldr	r3, [r0, #20]
 1827              		.loc 1 827 30 is_stmt 0 view .LVU392
 1828 0002 23F08003 		bic	r3, r3, #128
 1829 0006 4361     		str	r3, [r0, #20]
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENT & dmacmd);
 1830              		.loc 1 828 5 is_stmt 1 view .LVU393
 1831 0008 4369     		ldr	r3, [r0, #20]
 1832              		.loc 1 828 50 is_stmt 0 view .LVU394
 1833 000a 01F08001 		and	r1, r1, #128
 1834              	.LVL142:
 1835              		.loc 1 828 30 view .LVU395
 1836 000e 0B43     		orrs	r3, r3, r1
 1837 0010 4361     		str	r3, [r0, #20]
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1838              		.loc 1 829 1 view .LVU396
 1839 0012 7047     		bx	lr
 1840              		.cfi_endproc
 1841              	.LFE164:
 1843              		.section	.text.usart_flag_get,"ax",%progbits
 1844              		.align	1
 1845              		.global	usart_flag_get
 1846              		.syntax unified
 1847              		.thumb
 1848              		.thumb_func
 1850              	usart_flag_get:
 1851              	.LVL143:
 1852              	.LFB165:
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    get flag in STAT0/STAT1/CHC register
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_ORERR: overrun error
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_NERR: noise error flag
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_FERR: frame error flag
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_PERR: parity error flag
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_BSY: busy flag
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     FlagStatus: SET or RESET
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1853              		.loc 1 854 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 48


 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))) {
 1858              		.loc 1 855 5 view .LVU398
 1859              		.loc 1 855 18 is_stmt 0 view .LVU399
 1860 0000 8B09     		lsrs	r3, r1, #6
 1861 0002 1B58     		ldr	r3, [r3, r0]
 1862              		.loc 1 855 54 view .LVU400
 1863 0004 01F01F01 		and	r1, r1, #31
 1864              	.LVL144:
 1865              		.loc 1 855 14 view .LVU401
 1866 0008 CB40     		lsrs	r3, r3, r1
 1867              		.loc 1 855 7 view .LVU402
 1868 000a 13F0010F 		tst	r3, #1
 1869 000e 01D0     		beq	.L99
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return SET;
 1870              		.loc 1 856 16 view .LVU403
 1871 0010 0120     		movs	r0, #1
 1872              	.LVL145:
 1873              		.loc 1 856 16 view .LVU404
 1874 0012 7047     		bx	lr
 1875              	.LVL146:
 1876              	.L99:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     } else {
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return RESET;
 1877              		.loc 1 858 16 view .LVU405
 1878 0014 0020     		movs	r0, #0
 1879              	.LVL147:
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1880              		.loc 1 860 1 view .LVU406
 1881 0016 7047     		bx	lr
 1882              		.cfi_endproc
 1883              	.LFE165:
 1885              		.section	.text.usart_flag_clear,"ax",%progbits
 1886              		.align	1
 1887              		.global	usart_flag_clear
 1888              		.syntax unified
 1889              		.thumb
 1890              		.thumb_func
 1892              	usart_flag_clear:
 1893              	.LVL148:
 1894              	.LFB166:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    clear flag in STAT0/STAT1/CHC register
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 49


 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1895              		.loc 1 878 1 is_stmt 1 view -0
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 0
 1898              		@ frame_needed = 0, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, flag) &= ~BIT(USART_BIT_POS(flag));
 1900              		.loc 1 879 5 view .LVU408
 1901 0000 4FEA911C 		lsr	ip, r1, #6
 1902 0004 5CF80030 		ldr	r3, [ip, r0]
 1903              		.loc 1 879 43 is_stmt 0 view .LVU409
 1904 0008 01F01F01 		and	r1, r1, #31
 1905              	.LVL149:
 1906              		.loc 1 879 43 view .LVU410
 1907 000c 0122     		movs	r2, #1
 1908 000e 8A40     		lsls	r2, r2, r1
 1909              		.loc 1 879 39 view .LVU411
 1910 0010 23EA0203 		bic	r3, r3, r2
 1911 0014 4CF80030 		str	r3, [ip, r0]
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1912              		.loc 1 880 1 view .LVU412
 1913 0018 7047     		bx	lr
 1914              		.cfi_endproc
 1915              	.LFE166:
 1917              		.section	.text.usart_interrupt_enable,"ax",%progbits
 1918              		.align	1
 1919              		.global	usart_interrupt_enable
 1920              		.syntax unified
 1921              		.thumb
 1922              		.thumb_func
 1924              	usart_interrupt_enable:
 1925              	.LVL150:
 1926              	.LFB167:
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    enable USART interrupt
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_ERR: error interrupt
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 50


 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1927              		.loc 1 901 1 is_stmt 1 view -0
 1928              		.cfi_startproc
 1929              		@ args = 0, pretend = 0, frame = 0
 1930              		@ frame_needed = 0, uses_anonymous_args = 0
 1931              		@ link register save eliminated.
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1932              		.loc 1 902 5 view .LVU414
 1933 0000 4FEA911C 		lsr	ip, r1, #6
 1934 0004 5CF80030 		ldr	r3, [ip, r0]
 1935              		.loc 1 902 47 is_stmt 0 view .LVU415
 1936 0008 01F01F01 		and	r1, r1, #31
 1937              	.LVL151:
 1938              		.loc 1 902 47 view .LVU416
 1939 000c 0122     		movs	r2, #1
 1940 000e 8A40     		lsls	r2, r2, r1
 1941              		.loc 1 902 44 view .LVU417
 1942 0010 1343     		orrs	r3, r3, r2
 1943 0012 4CF80030 		str	r3, [ip, r0]
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1944              		.loc 1 903 1 view .LVU418
 1945 0016 7047     		bx	lr
 1946              		.cfi_endproc
 1947              	.LFE167:
 1949              		.section	.text.usart_interrupt_disable,"ax",%progbits
 1950              		.align	1
 1951              		.global	usart_interrupt_disable
 1952              		.syntax unified
 1953              		.thumb
 1954              		.thumb_func
 1956              	usart_interrupt_disable:
 1957              	.LVL152:
 1958              	.LFB168:
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    disable USART interrupt
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_ERR: error interrupt
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1959              		.loc 1 924 1 is_stmt 1 view -0
 1960              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 51


 1961              		@ args = 0, pretend = 0, frame = 0
 1962              		@ frame_needed = 0, uses_anonymous_args = 0
 1963              		@ link register save eliminated.
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 1964              		.loc 1 925 5 view .LVU420
 1965 0000 4FEA911C 		lsr	ip, r1, #6
 1966 0004 5CF80030 		ldr	r3, [ip, r0]
 1967              		.loc 1 925 48 is_stmt 0 view .LVU421
 1968 0008 01F01F01 		and	r1, r1, #31
 1969              	.LVL153:
 1970              		.loc 1 925 48 view .LVU422
 1971 000c 0122     		movs	r2, #1
 1972 000e 8A40     		lsls	r2, r2, r1
 1973              		.loc 1 925 44 view .LVU423
 1974 0010 23EA0203 		bic	r3, r3, r2
 1975 0014 4CF80030 		str	r3, [ip, r0]
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 1976              		.loc 1 926 1 view .LVU424
 1977 0018 7047     		bx	lr
 1978              		.cfi_endproc
 1979              	.LFE168:
 1981              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 1982              		.align	1
 1983              		.global	usart_interrupt_flag_get
 1984              		.syntax unified
 1985              		.thumb
 1986              		.thumb_func
 1988              	usart_interrupt_flag_get:
 1989              	.LVL154:
 1990              	.LFB169:
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    get USART interrupt and flag status
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_EB: interrupt enable bit of end of block event and flag
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RT: interrupt enable bit of receive timeout event and flag
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     FlagStatus: SET or RESET
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 1991              		.loc 1 950 1 is_stmt 1 view -0
 1992              		.cfi_startproc
 1993              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 52


 1994              		@ frame_needed = 0, uses_anonymous_args = 0
 1995              		@ link register save eliminated.
 1996              		.loc 1 950 1 is_stmt 0 view .LVU426
 1997 0000 10B4     		push	{r4}
 1998              	.LCFI4:
 1999              		.cfi_def_cfa_offset 4
 2000              		.cfi_offset 4, -4
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 2001              		.loc 1 951 5 is_stmt 1 view .LVU427
 2002              	.LVL155:
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get the interrupt enable bit status */
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 2003              		.loc 1 953 5 view .LVU428
 2004              		.loc 1 953 18 is_stmt 0 view .LVU429
 2005 0002 C1F38913 		ubfx	r3, r1, #6, #10
 2006 0006 1C58     		ldr	r4, [r3, r0]
 2007              		.loc 1 953 58 view .LVU430
 2008 0008 01F01F02 		and	r2, r1, #31
 2009 000c 0123     		movs	r3, #1
 2010 000e 03FA02F2 		lsl	r2, r3, r2
 2011              		.loc 1 953 15 view .LVU431
 2012 0012 1440     		ands	r4, r4, r2
 2013              	.LVL156:
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     /* get the corresponding flag bit status */
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 2014              		.loc 1 955 5 is_stmt 1 view .LVU432
 2015              		.loc 1 955 19 is_stmt 0 view .LVU433
 2016 0014 8A0D     		lsrs	r2, r1, #22
 2017 0016 1258     		ldr	r2, [r2, r0]
 2018              		.loc 1 955 60 view .LVU434
 2019 0018 C1F30441 		ubfx	r1, r1, #16, #5
 2020              	.LVL157:
 2021              		.loc 1 955 60 view .LVU435
 2022 001c 8B40     		lsls	r3, r3, r1
 2023              	.LVL158:
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     if((0U != flagstatus) && (0U != intenable)) {
 2024              		.loc 1 957 5 is_stmt 1 view .LVU436
 2025              		.loc 1 957 7 is_stmt 0 view .LVU437
 2026 001e 1A42     		tst	r2, r3
 2027 0020 02D0     		beq	.L105
 2028              		.loc 1 957 27 discriminator 1 view .LVU438
 2029 0022 2CB9     		cbnz	r4, .L106
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return SET;
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     } else {
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return RESET;
 2030              		.loc 1 960 16 view .LVU439
 2031 0024 0020     		movs	r0, #0
 2032              	.LVL159:
 2033              		.loc 1 960 16 view .LVU440
 2034 0026 00E0     		b	.L104
 2035              	.LVL160:
 2036              	.L105:
 2037              		.loc 1 960 16 view .LVU441
 2038 0028 0020     		movs	r0, #0
 2039              	.LVL161:
 2040              	.L104:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 53


 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     }
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 2041              		.loc 1 962 1 view .LVU442
 2042 002a 5DF8044B 		ldr	r4, [sp], #4
 2043              	.LCFI5:
 2044              		.cfi_remember_state
 2045              		.cfi_restore 4
 2046              		.cfi_def_cfa_offset 0
 2047              	.LVL162:
 2048              		.loc 1 962 1 view .LVU443
 2049 002e 7047     		bx	lr
 2050              	.LVL163:
 2051              	.L106:
 2052              	.LCFI6:
 2053              		.cfi_restore_state
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return SET;
 2054              		.loc 1 958 16 view .LVU444
 2055 0030 0120     		movs	r0, #1
 2056              	.LVL164:
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****         return SET;
 2057              		.loc 1 958 16 view .LVU445
 2058 0032 FAE7     		b	.L104
 2059              		.cfi_endproc
 2060              	.LFE169:
 2062              		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 2063              		.align	1
 2064              		.global	usart_interrupt_flag_clear
 2065              		.syntax unified
 2066              		.thumb
 2067              		.thumb_func
 2069              	usart_interrupt_flag_clear:
 2070              	.LVL165:
 2071              	.LFB170:
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** 
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** /*!
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \brief    clear USART interrupt flag in STAT0/STAT1 register
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_EB: end of block flag
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout flag
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \param[out] none
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     \retval     none
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** */
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** {
 2072              		.loc 1 979 1 is_stmt 1 view -0
 2073              		.cfi_startproc
 2074              		@ args = 0, pretend = 0, frame = 0
 2075              		@ frame_needed = 0, uses_anonymous_args = 0
 2076              		@ link register save eliminated.
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) &= ~BIT(USART_BIT_POS2(int_flag));
 2077              		.loc 1 980 5 view .LVU447
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 54


 2078 0000 4FEA915C 		lsr	ip, r1, #22
 2079 0004 5CF80030 		ldr	r3, [ip, r0]
 2080              		.loc 1 980 48 is_stmt 0 view .LVU448
 2081 0008 C1F30441 		ubfx	r1, r1, #16, #5
 2082              	.LVL166:
 2083              		.loc 1 980 48 view .LVU449
 2084 000c 0122     		movs	r2, #1
 2085 000e 8A40     		lsls	r2, r2, r1
 2086              		.loc 1 980 44 view .LVU450
 2087 0010 23EA0203 		bic	r3, r3, r2
 2088 0014 4CF80030 		str	r3, [ip, r0]
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_usart.c **** }
 2089              		.loc 1 981 1 view .LVU451
 2090 0018 7047     		bx	lr
 2091              		.cfi_endproc
 2092              	.LFE170:
 2094              		.text
 2095              	.Letext0:
 2096              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2097              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2098              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2099              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 2100              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_usart.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 55


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_usart.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:21     .text.usart_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:27     .text.usart_deinit:00000000 usart_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:186    .text.usart_deinit:000000d0 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:193    .text.usart_baudrate_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:199    .text.usart_baudrate_set:00000000 usart_baudrate_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:408    .text.usart_baudrate_set:000000c0 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:415    .text.usart_parity_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:421    .text.usart_parity_config:00000000 usart_parity_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:445    .text.usart_word_length_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:451    .text.usart_word_length_set:00000000 usart_word_length_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:475    .text.usart_stop_bit_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:481    .text.usart_stop_bit_set:00000000 usart_stop_bit_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:505    .text.usart_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:511    .text.usart_enable:00000000 usart_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:530    .text.usart_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:536    .text.usart_disable:00000000 usart_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:555    .text.usart_transmit_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:561    .text.usart_transmit_config:00000000 usart_transmit_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:591    .text.usart_receive_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:597    .text.usart_receive_config:00000000 usart_receive_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:627    .text.usart_data_first_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:633    .text.usart_data_first_config:00000000 usart_data_first_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:663    .text.usart_invert_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:669    .text.usart_invert_config:00000000 usart_invert_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:682    .text.usart_invert_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:688    .text.usart_invert_config:0000000e $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:743    .text.usart_oversample_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:749    .text.usart_oversample_config:00000000 usart_oversample_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:773    .text.usart_sample_bit_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:779    .text.usart_sample_bit_config:00000000 usart_sample_bit_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:803    .text.usart_receiver_timeout_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:809    .text.usart_receiver_timeout_enable:00000000 usart_receiver_timeout_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:828    .text.usart_receiver_timeout_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:834    .text.usart_receiver_timeout_disable:00000000 usart_receiver_timeout_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:853    .text.usart_receiver_timeout_threshold_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:859    .text.usart_receiver_timeout_threshold_config:00000000 usart_receiver_timeout_threshold_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:883    .text.usart_data_transmit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:889    .text.usart_data_transmit:00000000 usart_data_transmit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:909    .text.usart_data_receive:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:915    .text.usart_data_receive:00000000 usart_data_receive
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:934    .text.usart_address_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:940    .text.usart_address_config:00000000 usart_address_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:967    .text.usart_mute_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:973    .text.usart_mute_mode_enable:00000000 usart_mute_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:992    .text.usart_mute_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:998    .text.usart_mute_mode_disable:00000000 usart_mute_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1017   .text.usart_mute_mode_wakeup_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1023   .text.usart_mute_mode_wakeup_config:00000000 usart_mute_mode_wakeup_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1047   .text.usart_lin_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1053   .text.usart_lin_mode_enable:00000000 usart_lin_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1072   .text.usart_lin_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1078   .text.usart_lin_mode_disable:00000000 usart_lin_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1097   .text.usart_lin_break_detection_length_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1103   .text.usart_lin_break_detection_length_config:00000000 usart_lin_break_detection_length_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1130   .text.usart_send_break:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 56


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1136   .text.usart_send_break:00000000 usart_send_break
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1155   .text.usart_halfduplex_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1161   .text.usart_halfduplex_enable:00000000 usart_halfduplex_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1180   .text.usart_halfduplex_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1186   .text.usart_halfduplex_disable:00000000 usart_halfduplex_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1205   .text.usart_synchronous_clock_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1211   .text.usart_synchronous_clock_enable:00000000 usart_synchronous_clock_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1230   .text.usart_synchronous_clock_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1236   .text.usart_synchronous_clock_disable:00000000 usart_synchronous_clock_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1255   .text.usart_synchronous_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1261   .text.usart_synchronous_clock_config:00000000 usart_synchronous_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1305   .text.usart_guard_time_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1311   .text.usart_guard_time_config:00000000 usart_guard_time_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1335   .text.usart_smartcard_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1341   .text.usart_smartcard_mode_enable:00000000 usart_smartcard_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1360   .text.usart_smartcard_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1366   .text.usart_smartcard_mode_disable:00000000 usart_smartcard_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1385   .text.usart_smartcard_mode_nack_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1391   .text.usart_smartcard_mode_nack_enable:00000000 usart_smartcard_mode_nack_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1410   .text.usart_smartcard_mode_nack_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1416   .text.usart_smartcard_mode_nack_disable:00000000 usart_smartcard_mode_nack_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1435   .text.usart_smartcard_autoretry_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1441   .text.usart_smartcard_autoretry_config:00000000 usart_smartcard_autoretry_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1470   .text.usart_block_length_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1476   .text.usart_block_length_config:00000000 usart_block_length_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1500   .text.usart_irda_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1506   .text.usart_irda_mode_enable:00000000 usart_irda_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1525   .text.usart_irda_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1531   .text.usart_irda_mode_disable:00000000 usart_irda_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1550   .text.usart_prescaler_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1556   .text.usart_prescaler_config:00000000 usart_prescaler_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1580   .text.usart_irda_lowpower_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1586   .text.usart_irda_lowpower_config:00000000 usart_irda_lowpower_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1613   .text.usart_hardware_flow_rts_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1619   .text.usart_hardware_flow_rts_config:00000000 usart_hardware_flow_rts_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1646   .text.usart_hardware_flow_cts_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1652   .text.usart_hardware_flow_cts_config:00000000 usart_hardware_flow_cts_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1679   .text.usart_break_frame_coherence_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1685   .text.usart_break_frame_coherence_config:00000000 usart_break_frame_coherence_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1712   .text.usart_parity_check_coherence_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1718   .text.usart_parity_check_coherence_config:00000000 usart_parity_check_coherence_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1745   .text.usart_hardware_flow_coherence_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1751   .text.usart_hardware_flow_coherence_config:00000000 usart_hardware_flow_coherence_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1778   .text.usart_dma_receive_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1784   .text.usart_dma_receive_config:00000000 usart_dma_receive_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1811   .text.usart_dma_transmit_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1817   .text.usart_dma_transmit_config:00000000 usart_dma_transmit_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1844   .text.usart_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1850   .text.usart_flag_get:00000000 usart_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1886   .text.usart_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1892   .text.usart_flag_clear:00000000 usart_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1918   .text.usart_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1924   .text.usart_interrupt_enable:00000000 usart_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1950   .text.usart_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1956   .text.usart_interrupt_disable:00000000 usart_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1982   .text.usart_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:1988   .text.usart_interrupt_flag_get:00000000 usart_interrupt_flag_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s 			page 57


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:2063   .text.usart_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccu3dhtd.s:2069   .text.usart_interrupt_flag_clear:00000000 usart_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
