// Seed: 1185083147
module module_0;
  specify
    (id_1 *> id_2) = (id_2);
  endspecify
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_3 = 32'd88
) (
    input tri0  _id_0,
    input tri1  id_1,
    input tri1  id_2,
    input wor   _id_3,
    input uwire id_4
);
  logic id_6 = -1, id_7;
  assign id_6 = -1'h0;
  if (!1) always id_6 = id_2 != -1;
  else wire [id_0 : id_3] id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  assign id_6 = id_2;
  id_12(
      -1 & -1
  );
  wire id_13;
  ;
endmodule
