#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 18 21:21:31 2019
# Process ID: 28088
# Current directory: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.runs/synth_1
# Command line: vivado.exe -log priority_encoder_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source priority_encoder_fpga.tcl
# Log file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.runs/synth_1/priority_encoder_fpga.vds
# Journal file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source priority_encoder_fpga.tcl -notrace
Command: synth_design -top priority_encoder_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 357.500 ; gain = 99.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'priority_encoder_fpga' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/sources_1/new/priority_encoder_fpga.v:23]
	Parameter A_width bound to: 8 - type: integer 
	Parameter Y_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder_casez' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/sources_1/new/priority_encoder_casez.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder_casez' (1#1) [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/sources_1/new/priority_encoder_casez.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (2#1) [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (3#1) [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/led_mux.v:19]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (4#1) [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder_fpga' (5#1) [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/sources_1/new/priority_encoder_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.215 ; gain = 154.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.215 ; gain = 154.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.215 ; gain = 154.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/constrs_1/new/priority_encoder_fpga.xdc]
Finished Parsing XDC File [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/constrs_1/new/priority_encoder_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/constrs_1/new/priority_encoder_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/priority_encoder_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/priority_encoder_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 725.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 725.445 ; gain = 467.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 725.445 ; gain = 467.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 725.445 ; gain = 467.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.srcs/sources_1/new/priority_encoder_casez.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 725.445 ; gain = 467.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module priority_encoder_casez 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bcd_to_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/clk_gen.v:12]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/clk_gen.v:13]
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PECZ/Y_reg[3] )
WARNING: [Synth 8-3332] Sequential element (PECZ/Y_reg[3]) is unused and will be removed from module priority_encoder_fpga.
WARNING: [Synth 8-3332] Sequential element (PECZ/Y_reg[2]) is unused and will be removed from module priority_encoder_fpga.
WARNING: [Synth 8-3332] Sequential element (PECZ/Y_reg[1]) is unused and will be removed from module priority_encoder_fpga.
WARNING: [Synth 8-3332] Sequential element (PECZ/Y_reg[0]) is unused and will be removed from module priority_encoder_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 725.445 ; gain = 467.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 736.625 ; gain = 478.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |     6|
|7     |LUT5   |    18|
|8     |LUT6   |     1|
|9     |FDRE   |    35|
|10    |IBUF   |    10|
|11    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   106|
|2     |  CLK    |clk_gen |    56|
|3     |  LED    |led_mux |    15|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 756.383 ; gain = 184.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.383 ; gain = 498.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 759.000 ; gain = 513.715
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.runs/synth_1/priority_encoder_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file priority_encoder_fpga_utilization_synth.rpt -pb priority_encoder_fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 759.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 21:21:55 2019...
