INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'alex' on host 'alex-MS-7917' (Linux_x86_64 version 4.15.0-46-generic) on Mon Mar 18 23:56:22 EDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev'
INFO: [HLS 200-10] Opening project '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator'.
INFO: [HLS 200-10] Adding design file 'rfnoc.h' to the project
INFO: [HLS 200-10] Adding design file 'joeIsAnIdiot.csv' to the project
INFO: [HLS 200-10] Adding design file 'correlator.cpp' to the project
INFO: [HLS 200-10] Adding design file 'alexisdumb.csv' to the project
INFO: [HLS 200-10] Adding test bench file 'correlatorTB.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
WARNING: [HLS 200-40] Skipped source file 'alexisdumb.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'correlator.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'joeIsAnIdiot.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Function 'correlator' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 7595 ; free virtual = 11348
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 7586 ; free virtual = 11348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 348.695 ; gain = 13.121 ; free physical = 7565 ; free virtual = 11335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'correlate::shiftPhaseClass' into 'correlateTop' (correlator.cpp:91) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 476.637 ; gain = 141.062 ; free physical = 7557 ; free virtual = 11328
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_data.data.V' (correlator.cpp:12).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_data.data.V' (correlator.cpp:12).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'correlate::shiftPhaseClass' (correlator.cpp:226:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'correlate::correlator' (correlator.cpp:237:40).
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA' (correlator.cpp:226) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'correlateData0' (correlator.cpp:237) in function 'correlate::correlator' completely.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseArray.phaseWindow.V' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrSeq.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'correlate::shiftPhaseClass' into 'correlateTop' (correlator.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'correlate::correlator' into 'correlateTop' (correlator.cpp:92) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'correlateTop' (correlator.cpp:12)...22 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 476.637 ; gain = 141.062 ; free physical = 7519 ; free virtual = 11300
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 476.637 ; gain = 141.062 ; free physical = 7515 ; free virtual = 11298
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'correlateTop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'correlateTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'correlateTop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 2, Final II: 2, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.64 seconds; current allocated memory: 88.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 88.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlateTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/i_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/i_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/o_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/o_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/phaseClass_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'correlateTop' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_8' to 'correlateTop_cor_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_9' to 'correlateTop_cor_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_10' to 'correlateTop_cor_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_11' to 'correlateTop_cor_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_12' to 'correlateTop_cor_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase' to 'correlateTop_cor_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_1' to 'correlateTop_cor_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_2' to 'correlateTop_cor_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_3' to 'correlateTop_cor_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_4' to 'correlateTop_cor_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_5' to 'correlateTop_cor_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_6' to 'correlateTop_cor_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_7' to 'correlateTop_cor_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'correlateTop_cor_phaseArray_phase_13' to 'correlateTop_cor_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlateTop'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 89.977 MB.
INFO: [RTMG 210-278] Implementing memory 'correlateTop_cor_bkb_ram' using distributed RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'correlateTop_cor_lbW_ram' using distributed RAMs with reset.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 476.637 ; gain = 141.062 ; free physical = 7511 ; free virtual = 11298
INFO: [SYSC 207-301] Generating SystemC RTL for correlateTop.
INFO: [VHDL 208-304] Generating VHDL RTL for correlateTop.
INFO: [VLOG 209-307] Generating Verilog RTL for correlateTop.
INFO: [HLS 200-112] Total elapsed time: 10.35 seconds; peak allocated memory: 89.977 MB.
