Loading plugins phase: Elapsed time ==> 0s.949ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -d CY8C5868AXI-LP035 -s C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.683ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Data_Acquisition.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -dcpsoc3 Data_Acquisition.v -verilog
======================================================================

======================================================================
Compiling:  Data_Acquisition.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -dcpsoc3 Data_Acquisition.v -verilog
======================================================================

======================================================================
Compiling:  Data_Acquisition.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -dcpsoc3 -verilog Data_Acquisition.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 18 13:46:59 2018


======================================================================
Compiling:  Data_Acquisition.v
Program  :   vpp
Options  :    -yv2 -q10 Data_Acquisition.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 18 13:46:59 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Data_Acquisition.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Data_Acquisition.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -dcpsoc3 -verilog Data_Acquisition.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 18 13:47:00 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\codegentemp\Data_Acquisition.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\codegentemp\Data_Acquisition.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Data_Acquisition.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -dcpsoc3 -verilog Data_Acquisition.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 18 13:47:02 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\codegentemp\Data_Acquisition.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\codegentemp\Data_Acquisition.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_23
	Net_24
	\QuadDec_Motor:Net_1129\
	\QuadDec_Motor:Cnt16:Net_82\
	\QuadDec_Motor:Cnt16:Net_95\
	\QuadDec_Motor:Cnt16:Net_91\
	\QuadDec_Motor:Cnt16:Net_102\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Sensor:Net_1129\
	\QuadDec_Sensor:Cnt16:Net_82\
	\QuadDec_Sensor:Cnt16:Net_95\
	\QuadDec_Sensor:Cnt16:Net_91\
	\QuadDec_Sensor:Cnt16:Net_102\
	\QuadDec_Sensor:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Sensor:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Sensor:Cnt16:CounterUDB:ctrl_cmod_0\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	Net_453
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_527
	Net_528
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_529
	Net_526
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 160 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_21
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_21
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_21
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_21
Aliasing zero to Net_21
Aliasing \UART_1:BUART:tx_status_6\ to Net_21
Aliasing \UART_1:BUART:tx_status_5\ to Net_21
Aliasing \UART_1:BUART:tx_status_4\ to Net_21
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_21
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_21
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:capt_rising\ to Net_21
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor:bQuadDec:status_4\ to Net_21
Aliasing \QuadDec_Motor:bQuadDec:status_5\ to Net_21
Aliasing \QuadDec_Motor:bQuadDec:status_6\ to Net_21
Aliasing \QuadDec_Motor:Net_1229\ to one
Aliasing tmpOE__Pin_B_S2_net_0 to one
Aliasing tmpOE__Pin_A_S2_net_0 to one
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_21
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_21
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:capt_rising\ to Net_21
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:underflow\ to \QuadDec_Sensor:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:tc_i\ to \QuadDec_Sensor:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Sensor:bQuadDec:status_4\ to Net_21
Aliasing \QuadDec_Sensor:bQuadDec:status_5\ to Net_21
Aliasing \QuadDec_Sensor:bQuadDec:status_6\ to Net_21
Aliasing \QuadDec_Sensor:Net_1229\ to one
Aliasing tmpOE__Pin_A_M_net_0 to one
Aliasing tmpOE__Pin_B_M_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \ADC_DelSig_1:Net_482\ to Net_21
Aliasing \ADC_DelSig_1:Net_252\ to Net_21
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing Net_12 to Net_21
Aliasing \Timer:Net_260\ to Net_21
Aliasing \Timer:Net_102\ to one
Aliasing \PWM:PWMUDB:hwCapture\ to Net_21
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to Net_21
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to Net_21
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to Net_21
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to Net_21
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to Net_21
Aliasing \PWM:PWMUDB:status_6\ to Net_21
Aliasing \PWM:PWMUDB:status_4\ to Net_21
Aliasing \PWM:PWMUDB:cmp2\ to Net_21
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to Net_21
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to Net_21
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to Net_21
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to Net_21
Aliasing \PWM:PWMUDB:pwm2_i\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__H_Enable_net_0 to one
Aliasing tmpOE__H_Dir2_net_0 to one
Aliasing tmpOE__H_Dir1_net_0 to one
Aliasing tmpOE__START_BTN_net_0 to one
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\\D\ to Net_21
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:prevCapture\\D\ to Net_21
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCapture\\D\ to Net_21
Aliasing \PWM:PWMUDB:trig_last\\D\ to Net_21
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[8] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[10] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[11] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[15] = Net_21[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Lhs of wire zero[27] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire tmpOE__Tx_1_net_0[88] = one[4]
Removing Rhs of wire \QuadDec_Motor:Net_1275\[97] = \QuadDec_Motor:Cnt16:Net_49\[98]
Removing Rhs of wire \QuadDec_Motor:Net_1275\[97] = \QuadDec_Motor:Cnt16:CounterUDB:tc_reg_i\[155]
Removing Lhs of wire \QuadDec_Motor:Cnt16:Net_89\[100] = \QuadDec_Motor:Net_1251\[101]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_1\[111] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_capmode_0\[112] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:ctrl_enable\[124] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[116]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:capt_rising\[126] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:capt_falling\[127] = \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\[125]
Removing Rhs of wire \QuadDec_Motor:Net_1260\[131] = \QuadDec_Motor:bQuadDec:state_2\[269]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:final_enable\[133] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[116]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:counter_enable\[134] = \QuadDec_Motor:Cnt16:CounterUDB:control_7\[116]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_0\[135] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_status\[136]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_1\[137] = \QuadDec_Motor:Cnt16:CounterUDB:per_zero\[138]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_2\[139] = \QuadDec_Motor:Cnt16:CounterUDB:overflow_status\[140]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_3\[141] = \QuadDec_Motor:Cnt16:CounterUDB:underflow_status\[142]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_4\[143] = \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\[129]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_5\[144] = \QuadDec_Motor:Cnt16:CounterUDB:fifo_full\[145]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:status_6\[146] = \QuadDec_Motor:Cnt16:CounterUDB:fifo_nempty\[147]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:overflow\[149] = \QuadDec_Motor:Cnt16:CounterUDB:per_FF\[150]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:underflow\[151] = \QuadDec_Motor:Cnt16:CounterUDB:status_1\[137]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:tc_i\[154] = \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\[132]
Removing Rhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[156] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_equal\[157]
Removing Rhs of wire \QuadDec_Motor:Net_1264\[160] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\[159]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:dp_dir\[164] = \QuadDec_Motor:Net_1251\[101]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_2\[165] = \QuadDec_Motor:Net_1251\[101]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_1\[166] = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\[163]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cs_addr_0\[167] = \QuadDec_Motor:Cnt16:CounterUDB:reload\[130]
Removing Lhs of wire \QuadDec_Motor:Net_1290\[244] = \QuadDec_Motor:Net_1275\[97]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:index_filt\[267] = \QuadDec_Motor:Net_1232\[268]
Removing Lhs of wire \QuadDec_Motor:Net_1232\[268] = one[4]
Removing Rhs of wire \QuadDec_Motor:bQuadDec:error\[270] = \QuadDec_Motor:bQuadDec:state_3\[271]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_0\[274] = \QuadDec_Motor:Net_530\[275]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_1\[276] = \QuadDec_Motor:Net_611\[277]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_2\[278] = \QuadDec_Motor:Net_1260\[131]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_3\[279] = \QuadDec_Motor:bQuadDec:error\[270]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_4\[280] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_5\[281] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:bQuadDec:status_6\[282] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Net_1229\[287] = one[4]
Removing Lhs of wire \QuadDec_Motor:Net_1272\[288] = \QuadDec_Motor:Net_1264\[160]
Removing Lhs of wire tmpOE__Pin_B_S2_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Pin_A_S2_net_0[297] = one[4]
Removing Rhs of wire \QuadDec_Sensor:Net_1275\[304] = \QuadDec_Sensor:Cnt16:Net_49\[305]
Removing Rhs of wire \QuadDec_Sensor:Net_1275\[304] = \QuadDec_Sensor:Cnt16:CounterUDB:tc_reg_i\[361]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:Net_89\[307] = \QuadDec_Sensor:Net_1251\[308]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:ctrl_capmode_1\[317] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:ctrl_capmode_0\[318] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:ctrl_enable\[330] = \QuadDec_Sensor:Cnt16:CounterUDB:control_7\[322]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:capt_rising\[332] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:capt_falling\[333] = \QuadDec_Sensor:Cnt16:CounterUDB:prevCapture\[331]
Removing Rhs of wire \QuadDec_Sensor:Net_1260\[337] = \QuadDec_Sensor:bQuadDec:state_2\[473]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:final_enable\[339] = \QuadDec_Sensor:Cnt16:CounterUDB:control_7\[322]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:counter_enable\[340] = \QuadDec_Sensor:Cnt16:CounterUDB:control_7\[322]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_0\[341] = \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_status\[342]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_1\[343] = \QuadDec_Sensor:Cnt16:CounterUDB:per_zero\[344]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_2\[345] = \QuadDec_Sensor:Cnt16:CounterUDB:overflow_status\[346]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_3\[347] = \QuadDec_Sensor:Cnt16:CounterUDB:underflow_status\[348]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_4\[349] = \QuadDec_Sensor:Cnt16:CounterUDB:hwCapture\[335]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_5\[350] = \QuadDec_Sensor:Cnt16:CounterUDB:fifo_full\[351]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:status_6\[352] = \QuadDec_Sensor:Cnt16:CounterUDB:fifo_nempty\[353]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:overflow\[355] = \QuadDec_Sensor:Cnt16:CounterUDB:per_FF\[356]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:underflow\[357] = \QuadDec_Sensor:Cnt16:CounterUDB:status_1\[343]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:tc_i\[360] = \QuadDec_Sensor:Cnt16:CounterUDB:reload_tc\[338]
Removing Rhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\[362] = \QuadDec_Sensor:Cnt16:CounterUDB:cmp_equal\[363]
Removing Rhs of wire \QuadDec_Sensor:Net_1264\[366] = \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_reg_i\[365]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:dp_dir\[370] = \QuadDec_Sensor:Net_1251\[308]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:cs_addr_2\[371] = \QuadDec_Sensor:Net_1251\[308]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:cs_addr_1\[372] = \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\[369]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:cs_addr_0\[373] = \QuadDec_Sensor:Cnt16:CounterUDB:reload\[336]
Removing Lhs of wire \QuadDec_Sensor:Net_1290\[450] = \QuadDec_Sensor:Net_1275\[304]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:index_filt\[471] = \QuadDec_Sensor:Net_1232\[472]
Removing Lhs of wire \QuadDec_Sensor:Net_1232\[472] = one[4]
Removing Rhs of wire \QuadDec_Sensor:bQuadDec:error\[474] = \QuadDec_Sensor:bQuadDec:state_3\[475]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_0\[478] = \QuadDec_Sensor:Net_530\[479]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_1\[480] = \QuadDec_Sensor:Net_611\[481]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_2\[482] = \QuadDec_Sensor:Net_1260\[337]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_3\[483] = \QuadDec_Sensor:bQuadDec:error\[474]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_4\[484] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_5\[485] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:bQuadDec:status_6\[486] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Net_1229\[491] = one[4]
Removing Lhs of wire \QuadDec_Sensor:Net_1272\[492] = \QuadDec_Sensor:Net_1264\[366]
Removing Lhs of wire tmpOE__Pin_A_M_net_0[495] = one[4]
Removing Lhs of wire tmpOE__Pin_B_M_net_0[500] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[506] = one[4]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[524] = \ADC_DelSig_1:Net_250\[559]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[526] = Net_21[7]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[527] = Net_21[7]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[561] = Net_21[7]
Removing Lhs of wire \ADC_DelSig_1:soc\[563] = one[4]
Removing Lhs of wire tmpOE__Pin_2_net_0[567] = one[4]
Removing Lhs of wire Net_12[574] = Net_21[7]
Removing Lhs of wire \Timer:Net_260\[576] = Net_21[7]
Removing Lhs of wire \Timer:Net_266\[577] = one[4]
Removing Rhs of wire Net_216[582] = \Timer:Net_51\[578]
Removing Lhs of wire \Timer:Net_102\[583] = one[4]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[598] = \PWM:PWMUDB:control_7\[590]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[608] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[609] = \PWM:PWMUDB:control_7\[590]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[613] = one[4]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[615] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[616] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[617] = \PWM:PWMUDB:runmode_enable\[614]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[621] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[622] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[623] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[624] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[627] = one[4]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[631] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[918]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[633] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[919]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[634] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[635] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[636] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[637] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:status_6\[640] = Net_21[7]
Removing Rhs of wire \PWM:PWMUDB:status_5\[641] = \PWM:PWMUDB:final_kill_reg\[655]
Removing Lhs of wire \PWM:PWMUDB:status_4\[642] = Net_21[7]
Removing Rhs of wire \PWM:PWMUDB:status_3\[643] = \PWM:PWMUDB:fifo_full\[662]
Removing Rhs of wire \PWM:PWMUDB:status_1\[645] = \PWM:PWMUDB:cmp2_status_reg\[654]
Removing Rhs of wire \PWM:PWMUDB:status_0\[646] = \PWM:PWMUDB:cmp1_status_reg\[653]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[651] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[652] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[656] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[657] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[658] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[659] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[660] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[661] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[663] = \PWM:PWMUDB:tc_i\[619]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[664] = \PWM:PWMUDB:runmode_enable\[614]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[665] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:compare1\[746] = \PWM:PWMUDB:cmp1_less\[717]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[751] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[753] = Net_21[7]
Removing Rhs of wire \PWM:Net_96\[756] = \PWM:PWMUDB:pwm_i_reg\[748]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[759] = \PWM:PWMUDB:cmp1\[649]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[800] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[801] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[802] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[803] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[804] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[805] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[806] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[807] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[808] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[809] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[810] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[811] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[812] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[813] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[814] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[815] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[816] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[817] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[818] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[819] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[820] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[821] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[822] = \PWM:PWMUDB:MODIN1_1\[823]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[823] = \PWM:PWMUDB:dith_count_1\[630]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[824] = \PWM:PWMUDB:MODIN1_0\[825]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[825] = \PWM:PWMUDB:dith_count_0\[632]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[957] = one[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[958] = one[4]
Removing Rhs of wire Net_542[959] = \PWM:Net_96\[756]
Removing Lhs of wire tmpOE__H_Enable_net_0[966] = one[4]
Removing Lhs of wire tmpOE__H_Dir2_net_0[972] = one[4]
Removing Lhs of wire tmpOE__H_Dir1_net_0[978] = one[4]
Removing Lhs of wire tmpOE__START_BTN_net_0[984] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[989] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\\D\[1000] = Net_21[7]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\\D\[1001] = \QuadDec_Motor:Cnt16:CounterUDB:overflow\[149]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\\D\[1002] = \QuadDec_Motor:Cnt16:CounterUDB:status_1\[137]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:tc_reg_i\\D\[1003] = \QuadDec_Motor:Cnt16:CounterUDB:reload_tc\[132]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\\D\[1004] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[156]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1005] = \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\[156]
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\\D\[1006] = \QuadDec_Motor:Net_1203\[162]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:prevCapture\\D\[1015] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\\D\[1016] = \QuadDec_Sensor:Cnt16:CounterUDB:overflow\[355]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\\D\[1017] = \QuadDec_Sensor:Cnt16:CounterUDB:status_1\[343]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:tc_reg_i\\D\[1018] = \QuadDec_Sensor:Cnt16:CounterUDB:reload_tc\[338]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\\D\[1019] = \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\[362]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1020] = \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\[362]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\\D\[1021] = \QuadDec_Sensor:Net_1203\[368]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1029] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1030] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1031] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1034] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1037] = \PWM:PWMUDB:cmp1\[649]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1038] = \PWM:PWMUDB:cmp1_status\[650]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1039] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1041] = \PWM:PWMUDB:pwm_i\[749]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1042] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1043] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1044] = \PWM:PWMUDB:status_2\[644]

------------------------------------------------------
Aliased 0 equations, 209 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_21' (cost = 0):
Net_21 <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_Motor:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor:bQuadDec:A_j\ <= ((\QuadDec_Motor:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor:bQuadDec:A_k\ <= ((not \QuadDec_Motor:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor:bQuadDec:B_j\ <= ((\QuadDec_Motor:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor:bQuadDec:B_k\ <= ((not \QuadDec_Motor:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1151\' (cost = 0):
\QuadDec_Motor:Net_1151\ <= (not \QuadDec_Motor:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1287\' (cost = 0):
\QuadDec_Motor:Net_1287\ <= (not \QuadDec_Motor:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Sensor:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Sensor:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Sensor:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Sensor:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Sensor:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Sensor:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Sensor:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Sensor:bQuadDec:A_j\' (cost = 1):
\QuadDec_Sensor:bQuadDec:A_j\ <= ((\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ and \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ and \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Sensor:bQuadDec:A_k\' (cost = 3):
\QuadDec_Sensor:bQuadDec:A_k\ <= ((not \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Sensor:bQuadDec:B_j\' (cost = 1):
\QuadDec_Sensor:bQuadDec:B_j\ <= ((\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ and \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ and \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Sensor:bQuadDec:B_k\' (cost = 3):
\QuadDec_Sensor:bQuadDec:B_k\ <= ((not \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Sensor:Net_1151\' (cost = 0):
\QuadDec_Sensor:Net_1151\ <= (not \QuadDec_Sensor:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Sensor:Net_1287\' (cost = 0):
\QuadDec_Sensor:Net_1287\ <= (not \QuadDec_Sensor:Net_1264\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_Motor:Net_1248\' (cost = 2):
\QuadDec_Motor:Net_1248\ <= ((not \QuadDec_Motor:Net_1264\ and \QuadDec_Motor:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Sensor:Net_1248\' (cost = 2):
\QuadDec_Sensor:Net_1248\ <= ((not \QuadDec_Sensor:Net_1264\ and \QuadDec_Sensor:Net_1275\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 44 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\ to Net_21
Aliasing \QuadDec_Sensor:Cnt16:CounterUDB:hwCapture\ to Net_21
Aliasing \PWM:PWMUDB:final_capture\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_21
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_21
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to Net_21
Removing Lhs of wire \QuadDec_Motor:Cnt16:CounterUDB:hwCapture\[129] = Net_21[7]
Removing Lhs of wire \QuadDec_Sensor:Cnt16:CounterUDB:hwCapture\[335] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[667] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[928] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[938] = Net_21[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[948] = Net_21[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[996] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1032] = \PWM:PWMUDB:control_7\[590]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1040] = Net_21[7]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj" -dcpsoc3 Data_Acquisition.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.237ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 18 May 2018 13:47:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\OneDrive\Documents\TEC\2018\Lab Control Automatico\ControlPsoc\Empiric_Model\Data_Acquisition.cydsn\Data_Acquisition.cyprj -d CY8C5868AXI-LP035 Data_Acquisition.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_21
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_21
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_21
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Sensor:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_539
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_43
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_52
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Sensor:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Sensor:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Sensor:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Sensor:Net_1264\, Duplicate of \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Sensor:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Sensor:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor:Net_1264\, Duplicate of \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_17 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B_S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B_S2(0)__PA ,
            fb => Net_41 ,
            pad => Pin_B_S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_A_S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_A_S2(0)__PA ,
            fb => Net_40 ,
            pad => Pin_A_S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_A_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_A_M(0)__PA ,
            fb => Net_49 ,
            pad => Pin_A_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B_M(0)__PA ,
            fb => Net_50 ,
            pad => Pin_B_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_191 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_Enable(0)__PA ,
            pin_input => Net_542 ,
            pad => H_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_Dir2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_Dir2(0)__PA ,
            pad => H_Dir2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_Dir1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_Dir1(0)__PA ,
            pad => H_Dir1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = START_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => START_BTN(0)__PA ,
            pad => START_BTN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_17, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_17 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * !\QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Sensor:Net_1203\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1275\ * \QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1275\ * !\QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Net_611\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_49
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_50
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_40
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_41
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\QuadDec_Motor:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251_split\
        );
        Output = \QuadDec_Motor:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\QuadDec_Motor:Net_1260\ * \QuadDec_Motor:Net_1203\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\
            + \QuadDec_Motor:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\
            + \QuadDec_Motor:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:error\
            + !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_Sensor:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + \QuadDec_Sensor:Net_1251_split\
        );
        Output = \QuadDec_Sensor:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Sensor:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1203\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Sensor:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * \QuadDec_Sensor:Net_1203\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\
            + \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\
            + \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Sensor:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Sensor:Net_1260\ * !\QuadDec_Sensor:bQuadDec:error\
            + !\QuadDec_Sensor:Net_1260\ * !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Sensor:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_542, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_542 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_52 ,
            cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_52 ,
            cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_43 ,
            cs_addr_2 => \QuadDec_Sensor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Sensor:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_43 ,
            cs_addr_2 => \QuadDec_Sensor:Net_1251\ ,
            cs_addr_1 => \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Sensor:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Sensor:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_539 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_539 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor:Net_1260\ ,
            clock => Net_52 ,
            status_6 => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_52 ,
            status_3 => \QuadDec_Motor:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor:Net_1260\ ,
            status_1 => \QuadDec_Motor:Net_611\ ,
            status_0 => \QuadDec_Motor:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Sensor:Net_1260\ ,
            clock => Net_43 ,
            status_6 => \QuadDec_Sensor:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Sensor:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Sensor:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Sensor:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Sensor:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Sensor:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_43 ,
            status_3 => \QuadDec_Sensor:bQuadDec:error\ ,
            status_2 => \QuadDec_Sensor:Net_1260\ ,
            status_1 => \QuadDec_Sensor:Net_611\ ,
            status_0 => \QuadDec_Sensor:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_539 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_52 ,
            control_7 => \QuadDec_Motor:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_43 ,
            control_7 => \QuadDec_Sensor:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Sensor:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Sensor:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Sensor:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Sensor:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Sensor:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Sensor:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Sensor:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_539 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_194 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   14 :   58 :   72 : 19.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   69 :  123 :  192 : 35.94 %
  Unique P-terms              :  127 :  257 :  384 : 33.07 %
  Total P-terms               :  136 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.182ms
Tech Mapping phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : H_Dir1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : H_Dir2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : H_Enable(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Pin_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_A_M(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_A_S2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_B_M(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_B_S2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : START_BTN(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : H_Dir1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : H_Dir2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : H_Enable(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Pin_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_A_M(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_A_S2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_B_M(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_B_S2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : START_BTN(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_191 {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_2
    p2_2
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_191
  agl2_x_dsm_0_vplus                               -> Net_191
  agl2                                             -> Net_191
  agl2_x_p2_2                                      -> Net_191
  p2_2                                             -> Net_191
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.68
                   Pterms :            4.82
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      10.43 :       4.93
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\
            + \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Sensor:Net_1260\ * !\QuadDec_Sensor:bQuadDec:error\
            + !\QuadDec_Sensor:Net_1260\ * !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_539 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_41
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:Net_1203\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * \QuadDec_Sensor:Net_1203\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Sensor:Net_530\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1275\ * \QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:Net_611\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1275\ * !\QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Net_1203\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Sensor:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_43 ,
        status_3 => \QuadDec_Sensor:bQuadDec:error\ ,
        status_2 => \QuadDec_Sensor:Net_1260\ ,
        status_1 => \QuadDec_Sensor:Net_611\ ,
        status_0 => \QuadDec_Sensor:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Sensor:Net_1203\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_40
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_43 ,
        cs_addr_2 => \QuadDec_Sensor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Sensor:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Sensor:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Sensor:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Sensor:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_43 ,
        control_7 => \QuadDec_Sensor:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Sensor:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Sensor:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Sensor:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Sensor:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Sensor:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Sensor:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Sensor:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\
            + \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Sensor:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Sensor:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Sensor:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Sensor:Net_1260\ ,
        clock => Net_43 ,
        status_6 => \QuadDec_Sensor:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Sensor:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Sensor:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Sensor:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Sensor:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Sensor:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_50
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_49
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\
            + \QuadDec_Motor:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\
            + \QuadDec_Motor:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_542, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_542 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_539) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_539 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_539 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_539 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Sensor:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + \QuadDec_Sensor:Net_1251_split\
        );
        Output = \QuadDec_Sensor:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\
            + \QuadDec_Sensor:Net_1251\ * !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:Net_1251\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              \QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_43 ,
        cs_addr_2 => \QuadDec_Sensor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Sensor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Sensor:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_17, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Sensor:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_43) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              !\QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              \QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
            + !\QuadDec_Sensor:Net_1260\ * 
              \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              \QuadDec_Sensor:bQuadDec:state_0\
            + \QuadDec_Sensor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Sensor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Sensor:bQuadDec:error\ * 
              !\QuadDec_Sensor:bQuadDec:state_1\ * 
              !\QuadDec_Sensor:bQuadDec:state_0\
        );
        Output = \QuadDec_Sensor:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * \QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1251\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:Net_1251\ * !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + \QuadDec_Motor:Net_1251_split\
        );
        Output = \QuadDec_Motor:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1275\ * !\QuadDec_Motor:Net_1251\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_Motor:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_52 ,
        status_3 => \QuadDec_Motor:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor:Net_1260\ ,
        status_1 => \QuadDec_Motor:Net_611\ ,
        status_0 => \QuadDec_Motor:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:error\
            + !\QuadDec_Motor:Net_1260\ * !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\QuadDec_Motor:Net_1260\ * \QuadDec_Motor:Net_1203\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_0\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              \QuadDec_Motor:bQuadDec:state_1\
            + !\QuadDec_Motor:Net_1260\ * 
              \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
            + \QuadDec_Motor:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor:bQuadDec:error\ * 
              !\QuadDec_Motor:bQuadDec:state_1\ * 
              !\QuadDec_Motor:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor:Net_1260\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Net_1203\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_52 ,
        cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor:Net_1260\ ,
        clock => Net_52 ,
        status_6 => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_52 ,
        control_7 => \QuadDec_Motor:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_52 ,
        cs_addr_2 => \QuadDec_Motor:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_194 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_17 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_A_S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_A_S2(0)__PA ,
        fb => Net_40 ,
        pad => Pin_A_S2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_B_S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B_S2(0)__PA ,
        fb => Net_41 ,
        pad => Pin_B_S2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_A_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_A_M(0)__PA ,
        fb => Net_49 ,
        pad => Pin_A_M(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_B_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B_M(0)__PA ,
        fb => Net_50 ,
        pad => Pin_B_M(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_191 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = H_Dir1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_Dir1(0)__PA ,
        pad => H_Dir1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = H_Dir2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_Dir2(0)__PA ,
        pad => H_Dir2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = H_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_Enable(0)__PA ,
        pin_input => Net_542 ,
        pad => H_Enable(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = START_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => START_BTN(0)__PA ,
        pad => START_BTN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_539 ,
            dclk_1 => Net_539_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_3 => Net_43 ,
            dclk_3 => Net_43_local ,
            dclk_glb_4 => Net_52 ,
            dclk_4 => Net_52_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_191 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_194 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_539 ,
            enable => __ONE__ ,
            tc => Net_216 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+----------------
   0 |   1 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_17)
-----+-----+-------+-----------+------------------+--------------+----------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |  Pin_A_S2(0) | FB(Net_40)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  Pin_B_S2(0) | FB(Net_41)
-----+-----+-------+-----------+------------------+--------------+----------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Pin_A_M(0) | FB(Net_49)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   Pin_B_M(0) | FB(Net_50)
     |   2 |     * |      NONE |      HI_Z_ANALOG |     Pin_1(0) | Analog(Net_191)
-----+-----+-------+-----------+------------------+--------------+----------------
   5 |   0 |     * |      NONE |         CMOS_OUT |    H_Dir1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    H_Dir2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  H_Enable(0) | In(Net_542)
-----+-----+-------+-----------+------------------+--------------+----------------
   6 |   1 |     * |      NONE |      RES_PULL_UP | START_BTN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     Pin_2(0) | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.090ms
Digital Placement phase: Elapsed time ==> 2s.915ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Data_Acquisition_r.vh2" --pcf-path "Data_Acquisition.pco" --des-name "Data_Acquisition" --dsf-path "Data_Acquisition.dsf" --sdc-path "Data_Acquisition.sdc" --lib-path "Data_Acquisition_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.780ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Data_Acquisition_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.865ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.356ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.192ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.194ms
API generation phase: Elapsed time ==> 3s.370ms
Dependency generation phase: Elapsed time ==> 0s.044ms
Cleanup phase: Elapsed time ==> 0s.001ms
