\doxysubsubsubsection{RNG Clock Source}
\hypertarget{group__RCCEx__RNG__Clock__Source}{}\label{group__RCCEx__RNG__Clock__Source}\index{RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI}}~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+MSI
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}\label{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149} 
\index{RNG Clock Source@{RNG Clock Source}!RCC\_RNGCLKSOURCE\_LSE@{RCC\_RNGCLKSOURCE\_LSE}}
\index{RCC\_RNGCLKSOURCE\_LSE@{RCC\_RNGCLKSOURCE\_LSE}!RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RNGCLKSOURCE\_LSE}{RCC\_RNGCLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSE~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSE}

LSE clock selected as RNG clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}\label{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee} 
\index{RNG Clock Source@{RNG Clock Source}!RCC\_RNGCLKSOURCE\_LSI@{RCC\_RNGCLKSOURCE\_LSI}}
\index{RCC\_RNGCLKSOURCE\_LSI@{RCC\_RNGCLKSOURCE\_LSI}!RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RNGCLKSOURCE\_LSI}{RCC\_RNGCLKSOURCE\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSI~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+LSI}

LSI clock selected as RNG clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00328}{328}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}\label{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f} 
\index{RNG Clock Source@{RNG Clock Source}!RCC\_RNGCLKSOURCE\_MSI@{RCC\_RNGCLKSOURCE\_MSI}}
\index{RCC\_RNGCLKSOURCE\_MSI@{RCC\_RNGCLKSOURCE\_MSI}!RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RNGCLKSOURCE\_MSI}{RCC\_RNGCLKSOURCE\_MSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+MSI}

MSI clock selected as RNG clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}\label{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f} 
\index{RNG Clock Source@{RNG Clock Source}!RCC\_RNGCLKSOURCE\_PLL@{RCC\_RNGCLKSOURCE\_PLL}}
\index{RCC\_RNGCLKSOURCE\_PLL@{RCC\_RNGCLKSOURCE\_PLL}!RNG Clock Source@{RNG Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RNGCLKSOURCE\_PLL}{RCC\_RNGCLKSOURCE\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL~LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL}

PLL "{}\+Q"{} clock selected as RNG clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00327}{327}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

