============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           Feb 22 2025  11:16:28 pm
  Module:                 csa_32
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (1900 ps) Setup Check with Pin s1_reg_reg[2]/CLK->D
     Startpoint: (F) a[2]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[2]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3466/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[2]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 2: MET (1900 ps) Setup Check with Pin s1_reg_reg[3]/CLK->D
     Startpoint: (F) a[3]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[3]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3465/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[3]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 3: MET (1900 ps) Setup Check with Pin s1_reg_reg[0]/CLK->D
     Startpoint: (F) a[0]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[0]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3440/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[0]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 4: MET (1900 ps) Setup Check with Pin s1_reg_reg[4]/CLK->D
     Startpoint: (F) a[4]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[4]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3463/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[4]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 5: MET (1900 ps) Setup Check with Pin s1_reg_reg[5]/CLK->D
     Startpoint: (F) a[5]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[5]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3461/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[5]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 6: MET (1900 ps) Setup Check with Pin s1_reg_reg[27]/CLK->D
     Startpoint: (F) a[27]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  a[27]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3448/SUM        -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[27]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#------------------------------------------------------------------------------------------------



Path 7: MET (1900 ps) Setup Check with Pin s1_reg_reg[6]/CLK->D
     Startpoint: (F) a[6]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[6]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3459/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[6]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 8: MET (1900 ps) Setup Check with Pin s1_reg_reg[26]/CLK->D
     Startpoint: (F) a[26]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  a[26]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3455/SUM        -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[26]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#------------------------------------------------------------------------------------------------



Path 9: MET (1900 ps) Setup Check with Pin s1_reg_reg[7]/CLK->D
     Startpoint: (F) a[7]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  a[7]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3457/SUM       -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[7]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#-----------------------------------------------------------------------------------------------



Path 10: MET (1900 ps) Setup Check with Pin s1_reg_reg[25]/CLK->D
     Startpoint: (F) a[25]
          Clock: (R) clk
       Endpoint: (F) s1_reg_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     464                  
             Slack:=    1900                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  a[25]            -       -      F     (arrival)                     1  6.9     0     0    2500 
  g3462/SUM        -       A->SUM F     sky130_fd_sc_hd__fa_1         1  2.2    72   460    2960 
  s1_reg_reg[25]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     4    2964 
#------------------------------------------------------------------------------------------------

