/**
 *
 * @file SCB_RegisterDefines_INTCTLR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date Author Version Description
 * 22 jun. 2020 vyldram 1.0 initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_
#define XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* 4 INTCTLR ***********************************************/
/********************************************************************************************/
/*----------*/
#define SCB_ICSR_R_VECTACTIVE_MASK    ((uint32_t) 0x000000FFUL)
#define SCB_ICSR_R_VECTACTIVE_BIT    (0UL)
#define SCB_ICSR_R_VECTACTIVE_STACK    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_R_VECTACTIVE_RESET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_R_VECTACTIVE_NMI    ((uint32_t) 0x00000002UL)
#define SCB_ICSR_R_VECTACTIVE_HARDFAULT    ((uint32_t) 0x00000003UL)
#define SCB_ICSR_R_VECTACTIVE_MEMMANAGE    ((uint32_t) 0x00000004UL)
#define SCB_ICSR_R_VECTACTIVE_BUSFAULT    ((uint32_t) 0x00000005UL)
#define SCB_ICSR_R_VECTACTIVE_USAGEFAULT    ((uint32_t) 0x00000006UL)
#define SCB_ICSR_R_VECTACTIVE_RES7    ((uint32_t) 0x00000007UL)
#define SCB_ICSR_R_VECTACTIVE_RES8    ((uint32_t) 0x00000008UL)
#define SCB_ICSR_R_VECTACTIVE_RES9    ((uint32_t) 0x00000009UL)
#define SCB_ICSR_R_VECTACTIVE_RES10    ((uint32_t) 0x0000000AUL)
#define SCB_ICSR_R_VECTACTIVE_SVCALL    ((uint32_t) 0x0000000BUL)
#define SCB_ICSR_R_VECTACTIVE_DEBUGMON    ((uint32_t) 0x0000000CUL)
#define SCB_ICSR_R_VECTACTIVE_RES13    ((uint32_t) 0x0000000DUL)
#define SCB_ICSR_R_VECTACTIVE_PENDSV    ((uint32_t) 0x0000000EUL)
#define SCB_ICSR_R_VECTACTIVE_SYSTICK    ((uint32_t) 0x0000000FUL)
#define SCB_ICSR_R_VECTACTIVE_GPIOA    ((uint32_t) 0x00000010UL)
#define SCB_ICSR_R_VECTACTIVE_GPIOB    ((uint32_t) 0x00000011UL)
#define SCB_ICSR_R_VECTACTIVE_GPIOC    ((uint32_t) 0x00000012UL)
#define SCB_ICSR_R_VECTACTIVE_GPIOD    ((uint32_t) 0x00000013UL)
#define SCB_ICSR_R_VECTACTIVE_GPIOE    ((uint32_t) 0x00000014UL)
#define SCB_ICSR_R_VECTACTIVE_UART0    ((uint32_t) 0x00000015UL)
#define SCB_ICSR_R_VECTACTIVE_UART1    ((uint32_t) 0x00000016UL)
#define SCB_ICSR_R_VECTACTIVE_SSI0    ((uint32_t) 0x00000017UL)
#define SCB_ICSR_R_VECTACTIVE_I2C0    ((uint32_t) 0x00000018UL)
#define SCB_ICSR_R_VECTACTIVE_PWM0FAULT    ((uint32_t) 0x00000019UL)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN0    ((uint32_t) 0x0000001AUL)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN1    ((uint32_t) 0x0000001BUL)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN2    ((uint32_t) 0x0000001CUL)
#define SCB_ICSR_R_VECTACTIVE_QEI0    ((uint32_t) 0x0000001DUL)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ0    ((uint32_t) 0x0000001EUL)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ1    ((uint32_t) 0x0000001FUL)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ2    ((uint32_t) 0x00000020UL)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ3    ((uint32_t) 0x00000021UL)
#define SCB_ICSR_R_VECTACTIVE_WDT01    ((uint32_t) 0x00000022UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER0A    ((uint32_t) 0x00000023UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER0B    ((uint32_t) 0x00000024UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER1A    ((uint32_t) 0x00000025UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER1B    ((uint32_t) 0x00000026UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER2A    ((uint32_t) 0x00000027UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER2B    ((uint32_t) 0x00000028UL)
#define SCB_ICSR_R_VECTACTIVE_ACMP0    ((uint32_t) 0x00000029UL)
#define SCB_ICSR_R_VECTACTIVE_ACMP1    ((uint32_t) 0x0000002AUL)
#define SCB_ICSR_R_VECTACTIVE_RES43    ((uint32_t) 0x0000002BUL)
#define SCB_ICSR_R_VECTACTIVE_SYSCTL    ((uint32_t) 0x0000002CUL)
#define SCB_ICSR_R_VECTACTIVE_FLASH    ((uint32_t) 0x0000002DUL)
#define SCB_ICSR_R_VECTACTIVE_GPIOF    ((uint32_t) 0x0000002EUL)
#define SCB_ICSR_R_VECTACTIVE_RES47    ((uint32_t) 0x0000002FUL)
#define SCB_ICSR_R_VECTACTIVE_RES48    ((uint32_t) 0x00000030UL)
#define SCB_ICSR_R_VECTACTIVE_UART2    ((uint32_t) 0x00000031UL)
#define SCB_ICSR_R_VECTACTIVE_SSI1    ((uint32_t) 0x00000032UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER3A    ((uint32_t) 0x00000033UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER3B    ((uint32_t) 0x00000034UL)
#define SCB_ICSR_R_VECTACTIVE_I2C1    ((uint32_t) 0x00000035UL)
#define SCB_ICSR_R_VECTACTIVE_QEI1    ((uint32_t) 0x00000036UL)
#define SCB_ICSR_R_VECTACTIVE_CAN0    ((uint32_t) 0x00000037UL)
#define SCB_ICSR_R_VECTACTIVE_CAN1    ((uint32_t) 0x00000038UL)
#define SCB_ICSR_R_VECTACTIVE_RES57    ((uint32_t) 0x00000039UL)
#define SCB_ICSR_R_VECTACTIVE_RES58    ((uint32_t) 0x0000003AUL)
#define SCB_ICSR_R_VECTACTIVE_HIB    ((uint32_t) 0x0000003BUL)
#define SCB_ICSR_R_VECTACTIVE_USB    ((uint32_t) 0x0000003CUL)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN3    ((uint32_t) 0x0000003DUL)
#define SCB_ICSR_R_VECTACTIVE_UDMASOFT    ((uint32_t) 0x0000003EUL)
#define SCB_ICSR_R_VECTACTIVE_UDMAERROR    ((uint32_t) 0x0000003FUL)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ0    ((uint32_t) 0x00000040UL)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ1    ((uint32_t) 0x00000041UL)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ2    ((uint32_t) 0x00000042UL)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ3    ((uint32_t) 0x00000043UL)
#define SCB_ICSR_R_VECTACTIVE_RES68    ((uint32_t) 0x00000044UL)
#define SCB_ICSR_R_VECTACTIVE_RES69    ((uint32_t) 0x00000045UL)
#define SCB_ICSR_R_VECTACTIVE_RES70    ((uint32_t) 0x00000046UL)
#define SCB_ICSR_R_VECTACTIVE_RES71    ((uint32_t) 0x00000047UL)
#define SCB_ICSR_R_VECTACTIVE_RES72    ((uint32_t) 0x00000048UL)
#define SCB_ICSR_R_VECTACTIVE_SSI2    ((uint32_t) 0x00000049UL)
#define SCB_ICSR_R_VECTACTIVE_SSI3    ((uint32_t) 0x0000004AUL)
#define SCB_ICSR_R_VECTACTIVE_UART3    ((uint32_t) 0x0000004BUL)
#define SCB_ICSR_R_VECTACTIVE_UART4    ((uint32_t) 0x0000004CUL)
#define SCB_ICSR_R_VECTACTIVE_UART5    ((uint32_t) 0x0000004DUL)
#define SCB_ICSR_R_VECTACTIVE_UART6    ((uint32_t) 0x0000004EUL)
#define SCB_ICSR_R_VECTACTIVE_UART7    ((uint32_t) 0x0000004FUL)
#define SCB_ICSR_R_VECTACTIVE_RES80    ((uint32_t) 0x00000050UL)
#define SCB_ICSR_R_VECTACTIVE_RES81    ((uint32_t) 0x00000051UL)
#define SCB_ICSR_R_VECTACTIVE_RES82    ((uint32_t) 0x00000052UL)
#define SCB_ICSR_R_VECTACTIVE_RES83    ((uint32_t) 0x00000053UL)
#define SCB_ICSR_R_VECTACTIVE_I2C2    ((uint32_t) 0x00000054UL)
#define SCB_ICSR_R_VECTACTIVE_I2C3    ((uint32_t) 0x00000055UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER4A    ((uint32_t) 0x00000056UL)
#define SCB_ICSR_R_VECTACTIVE_TIMER4B    ((uint32_t) 0x00000057UL)
#define SCB_ICSR_R_VECTACTIVE_RES88    ((uint32_t) 0x00000058UL)
#define SCB_ICSR_R_VECTACTIVE_RES89    ((uint32_t) 0x00000059UL)
#define SCB_ICSR_R_VECTACTIVE_RES90    ((uint32_t) 0x0000005AUL)
#define SCB_ICSR_R_VECTACTIVE_RES91    ((uint32_t) 0x0000005BUL)
#define SCB_ICSR_R_VECTACTIVE_RES92    ((uint32_t) 0x0000005CUL)
#define SCB_ICSR_R_VECTACTIVE_RES93    ((uint32_t) 0x0000005DUL)
#define SCB_ICSR_R_VECTACTIVE_RES94    ((uint32_t) 0x0000005EUL)
#define SCB_ICSR_R_VECTACTIVE_RES95    ((uint32_t) 0x0000005FUL)
#define SCB_ICSR_R_VECTACTIVE_RES96    ((uint32_t) 0x00000060UL)
#define SCB_ICSR_R_VECTACTIVE_RES97    ((uint32_t) 0x00000061UL)
#define SCB_ICSR_R_VECTACTIVE_RES98    ((uint32_t) 0x00000062UL)
#define SCB_ICSR_R_VECTACTIVE_RES99    ((uint32_t) 0x00000063UL)
#define SCB_ICSR_R_VECTACTIVE_RES100    ((uint32_t) 0x00000064UL)
#define SCB_ICSR_R_VECTACTIVE_RES101    ((uint32_t) 0x00000065UL)
#define SCB_ICSR_R_VECTACTIVE_RES102    ((uint32_t) 0x00000066UL)
#define SCB_ICSR_R_VECTACTIVE_RES103    ((uint32_t) 0x00000067UL)
#define SCB_ICSR_R_VECTACTIVE_RES104    ((uint32_t) 0x00000068UL)
#define SCB_ICSR_R_VECTACTIVE_RES105    ((uint32_t) 0x00000069UL)
#define SCB_ICSR_R_VECTACTIVE_RES106    ((uint32_t) 0x0000006AUL)
#define SCB_ICSR_R_VECTACTIVE_RES107    ((uint32_t) 0x0000006BUL)
#define SCB_ICSR_R_VECTACTIVE_TIMER5A    ((uint32_t) 0x0000006CUL)
#define SCB_ICSR_R_VECTACTIVE_TIMER5B    ((uint32_t) 0x0000006DUL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER0A    ((uint32_t) 0x0000006EUL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER0B    ((uint32_t) 0x0000006FUL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER1A    ((uint32_t) 0x00000070UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER1B    ((uint32_t) 0x00000071UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER2A    ((uint32_t) 0x00000072UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER2B    ((uint32_t) 0x00000073UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER3A    ((uint32_t) 0x00000074UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER3B    ((uint32_t) 0x00000075UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER4A    ((uint32_t) 0x00000076UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER4B    ((uint32_t) 0x00000077UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER5A    ((uint32_t) 0x00000078UL)
#define SCB_ICSR_R_VECTACTIVE_WTIMER5B    ((uint32_t) 0x00000079UL)
#define SCB_ICSR_R_VECTACTIVE_SYSEXC    ((uint32_t) 0x0000007AUL)
#define SCB_ICSR_R_VECTACTIVE_RES123    ((uint32_t) 0x0000007BUL)
#define SCB_ICSR_R_VECTACTIVE_RES124    ((uint32_t) 0x0000007CUL)
#define SCB_ICSR_R_VECTACTIVE_RES125    ((uint32_t) 0x0000007DUL)
#define SCB_ICSR_R_VECTACTIVE_RES126    ((uint32_t) 0x0000007EUL)
#define SCB_ICSR_R_VECTACTIVE_RES127    ((uint32_t) 0x0000007FUL)
#define SCB_ICSR_R_VECTACTIVE_RES128    ((uint32_t) 0x00000080UL)
#define SCB_ICSR_R_VECTACTIVE_RES129    ((uint32_t) 0x00000081UL)
#define SCB_ICSR_R_VECTACTIVE_RES130    ((uint32_t) 0x00000082UL)
#define SCB_ICSR_R_VECTACTIVE_RES131    ((uint32_t) 0x00000083UL)
#define SCB_ICSR_R_VECTACTIVE_RES132    ((uint32_t) 0x00000084UL)
#define SCB_ICSR_R_VECTACTIVE_RES133    ((uint32_t) 0x00000085UL)
#define SCB_ICSR_R_VECTACTIVE_RES134    ((uint32_t) 0x00000086UL)
#define SCB_ICSR_R_VECTACTIVE_RES135    ((uint32_t) 0x00000087UL)
#define SCB_ICSR_R_VECTACTIVE_RES136    ((uint32_t) 0x00000088UL)
#define SCB_ICSR_R_VECTACTIVE_RES137    ((uint32_t) 0x00000089UL)
#define SCB_ICSR_R_VECTACTIVE_RES138    ((uint32_t) 0x0000008AUL)
#define SCB_ICSR_R_VECTACTIVE_RES139    ((uint32_t) 0x0000008BUL)
#define SCB_ICSR_R_VECTACTIVE_RES140    ((uint32_t) 0x0000008CUL)
#define SCB_ICSR_R_VECTACTIVE_RES141    ((uint32_t) 0x0000008DUL)
#define SCB_ICSR_R_VECTACTIVE_RES142    ((uint32_t) 0x0000008EUL)
#define SCB_ICSR_R_VECTACTIVE_RES143    ((uint32_t) 0x0000008FUL)
#define SCB_ICSR_R_VECTACTIVE_RES144    ((uint32_t) 0x00000090UL)
#define SCB_ICSR_R_VECTACTIVE_RES145    ((uint32_t) 0x00000091UL)
#define SCB_ICSR_R_VECTACTIVE_RES146    ((uint32_t) 0x00000092UL)
#define SCB_ICSR_R_VECTACTIVE_RES147    ((uint32_t) 0x00000093UL)
#define SCB_ICSR_R_VECTACTIVE_RES148    ((uint32_t) 0x00000094UL)
#define SCB_ICSR_R_VECTACTIVE_RES149    ((uint32_t) 0x00000095UL)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN0    ((uint32_t) 0x00000096UL)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN1    ((uint32_t) 0x00000097UL)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN2    ((uint32_t) 0x00000098UL)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN3    ((uint32_t) 0x00000099UL)
#define SCB_ICSR_R_VECTACTIVE_PWM1FAULT    ((uint32_t) 0x0000009AUL)

#define SCB_ICSR_VECTACTIVE_MASK    ((uint32_t) 0x000000FFUL)
#define SCB_ICSR_VECTACTIVE_STACK    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_VECTACTIVE_RESET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_VECTACTIVE_NMI    ((uint32_t) 0x00000002UL)
#define SCB_ICSR_VECTACTIVE_HARDFAULT    ((uint32_t) 0x00000003UL)
#define SCB_ICSR_VECTACTIVE_MEMMANAGE    ((uint32_t) 0x00000004UL)
#define SCB_ICSR_VECTACTIVE_BUSFAULT    ((uint32_t) 0x00000005UL)
#define SCB_ICSR_VECTACTIVE_USAGEFAULT    ((uint32_t) 0x00000006UL)
#define SCB_ICSR_VECTACTIVE_RES7    ((uint32_t) 0x00000007UL)
#define SCB_ICSR_VECTACTIVE_RES8    ((uint32_t) 0x00000008UL)
#define SCB_ICSR_VECTACTIVE_RES9    ((uint32_t) 0x00000009UL)
#define SCB_ICSR_VECTACTIVE_RES10    ((uint32_t) 0x0000000AUL)
#define SCB_ICSR_VECTACTIVE_SVCALL    ((uint32_t) 0x0000000BUL)
#define SCB_ICSR_VECTACTIVE_DEBUGMON    ((uint32_t) 0x0000000CUL)
#define SCB_ICSR_VECTACTIVE_RES13    ((uint32_t) 0x0000000DUL)
#define SCB_ICSR_VECTACTIVE_PENDSV    ((uint32_t) 0x0000000EUL)
#define SCB_ICSR_VECTACTIVE_SYSTICK    ((uint32_t) 0x0000000FUL)
#define SCB_ICSR_VECTACTIVE_GPIOA    ((uint32_t) 0x00000010UL)
#define SCB_ICSR_VECTACTIVE_GPIOB    ((uint32_t) 0x00000011UL)
#define SCB_ICSR_VECTACTIVE_GPIOC    ((uint32_t) 0x00000012UL)
#define SCB_ICSR_VECTACTIVE_GPIOD    ((uint32_t) 0x00000013UL)
#define SCB_ICSR_VECTACTIVE_GPIOE    ((uint32_t) 0x00000014UL)
#define SCB_ICSR_VECTACTIVE_UART0    ((uint32_t) 0x00000015UL)
#define SCB_ICSR_VECTACTIVE_UART1    ((uint32_t) 0x00000016UL)
#define SCB_ICSR_VECTACTIVE_SSI0    ((uint32_t) 0x00000017UL)
#define SCB_ICSR_VECTACTIVE_I2C0    ((uint32_t) 0x00000018UL)
#define SCB_ICSR_VECTACTIVE_PWM0FAULT    ((uint32_t) 0x00000019UL)
#define SCB_ICSR_VECTACTIVE_PWM0GEN0    ((uint32_t) 0x0000001AUL)
#define SCB_ICSR_VECTACTIVE_PWM0GEN1    ((uint32_t) 0x0000001BUL)
#define SCB_ICSR_VECTACTIVE_PWM0GEN2    ((uint32_t) 0x0000001CUL)
#define SCB_ICSR_VECTACTIVE_QEI0    ((uint32_t) 0x0000001DUL)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ0    ((uint32_t) 0x0000001EUL)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ1    ((uint32_t) 0x0000001FUL)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ2    ((uint32_t) 0x00000020UL)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ3    ((uint32_t) 0x00000021UL)
#define SCB_ICSR_VECTACTIVE_WDT01    ((uint32_t) 0x00000022UL)
#define SCB_ICSR_VECTACTIVE_TIMER0A    ((uint32_t) 0x00000023UL)
#define SCB_ICSR_VECTACTIVE_TIMER0B    ((uint32_t) 0x00000024UL)
#define SCB_ICSR_VECTACTIVE_TIMER1A    ((uint32_t) 0x00000025UL)
#define SCB_ICSR_VECTACTIVE_TIMER1B    ((uint32_t) 0x00000026UL)
#define SCB_ICSR_VECTACTIVE_TIMER2A    ((uint32_t) 0x00000027UL)
#define SCB_ICSR_VECTACTIVE_TIMER2B    ((uint32_t) 0x00000028UL)
#define SCB_ICSR_VECTACTIVE_ACMP0    ((uint32_t) 0x00000029UL)
#define SCB_ICSR_VECTACTIVE_ACMP1    ((uint32_t) 0x0000002AUL)
#define SCB_ICSR_VECTACTIVE_RES43    ((uint32_t) 0x0000002BUL)
#define SCB_ICSR_VECTACTIVE_SYSCTL    ((uint32_t) 0x0000002CUL)
#define SCB_ICSR_VECTACTIVE_FLASH    ((uint32_t) 0x0000002DUL)
#define SCB_ICSR_VECTACTIVE_GPIOF    ((uint32_t) 0x0000002EUL)
#define SCB_ICSR_VECTACTIVE_RES47    ((uint32_t) 0x0000002FUL)
#define SCB_ICSR_VECTACTIVE_RES48    ((uint32_t) 0x00000030UL)
#define SCB_ICSR_VECTACTIVE_UART2    ((uint32_t) 0x00000031UL)
#define SCB_ICSR_VECTACTIVE_SSI1    ((uint32_t) 0x00000032UL)
#define SCB_ICSR_VECTACTIVE_TIMER3A    ((uint32_t) 0x00000033UL)
#define SCB_ICSR_VECTACTIVE_TIMER3B    ((uint32_t) 0x00000034UL)
#define SCB_ICSR_VECTACTIVE_I2C1    ((uint32_t) 0x00000035UL)
#define SCB_ICSR_VECTACTIVE_QEI1    ((uint32_t) 0x00000036UL)
#define SCB_ICSR_VECTACTIVE_CAN0    ((uint32_t) 0x00000037UL)
#define SCB_ICSR_VECTACTIVE_CAN1    ((uint32_t) 0x00000038UL)
#define SCB_ICSR_VECTACTIVE_RES57    ((uint32_t) 0x00000039UL)
#define SCB_ICSR_VECTACTIVE_RES58    ((uint32_t) 0x0000003AUL)
#define SCB_ICSR_VECTACTIVE_HIB    ((uint32_t) 0x0000003BUL)
#define SCB_ICSR_VECTACTIVE_USB    ((uint32_t) 0x0000003CUL)
#define SCB_ICSR_VECTACTIVE_PWM0GEN3    ((uint32_t) 0x0000003DUL)
#define SCB_ICSR_VECTACTIVE_UDMASOFT    ((uint32_t) 0x0000003EUL)
#define SCB_ICSR_VECTACTIVE_UDMAERROR    ((uint32_t) 0x0000003FUL)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ0    ((uint32_t) 0x00000040UL)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ1    ((uint32_t) 0x00000041UL)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ2    ((uint32_t) 0x00000042UL)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ3    ((uint32_t) 0x00000043UL)
#define SCB_ICSR_VECTACTIVE_RES68    ((uint32_t) 0x00000044UL)
#define SCB_ICSR_VECTACTIVE_RES69    ((uint32_t) 0x00000045UL)
#define SCB_ICSR_VECTACTIVE_RES70    ((uint32_t) 0x00000046UL)
#define SCB_ICSR_VECTACTIVE_RES71    ((uint32_t) 0x00000047UL)
#define SCB_ICSR_VECTACTIVE_RES72    ((uint32_t) 0x00000048UL)
#define SCB_ICSR_VECTACTIVE_SSI2    ((uint32_t) 0x00000049UL)
#define SCB_ICSR_VECTACTIVE_SSI3    ((uint32_t) 0x0000004AUL)
#define SCB_ICSR_VECTACTIVE_UART3    ((uint32_t) 0x0000004BUL)
#define SCB_ICSR_VECTACTIVE_UART4    ((uint32_t) 0x0000004CUL)
#define SCB_ICSR_VECTACTIVE_UART5    ((uint32_t) 0x0000004DUL)
#define SCB_ICSR_VECTACTIVE_UART6    ((uint32_t) 0x0000004EUL)
#define SCB_ICSR_VECTACTIVE_UART7    ((uint32_t) 0x0000004FUL)
#define SCB_ICSR_VECTACTIVE_RES80    ((uint32_t) 0x00000050UL)
#define SCB_ICSR_VECTACTIVE_RES81    ((uint32_t) 0x00000051UL)
#define SCB_ICSR_VECTACTIVE_RES82    ((uint32_t) 0x00000052UL)
#define SCB_ICSR_VECTACTIVE_RES83    ((uint32_t) 0x00000053UL)
#define SCB_ICSR_VECTACTIVE_I2C2    ((uint32_t) 0x00000054UL)
#define SCB_ICSR_VECTACTIVE_I2C3    ((uint32_t) 0x00000055UL)
#define SCB_ICSR_VECTACTIVE_TIMER4A    ((uint32_t) 0x00000056UL)
#define SCB_ICSR_VECTACTIVE_TIMER4B    ((uint32_t) 0x00000057UL)
#define SCB_ICSR_VECTACTIVE_RES88    ((uint32_t) 0x00000058UL)
#define SCB_ICSR_VECTACTIVE_RES89    ((uint32_t) 0x00000059UL)
#define SCB_ICSR_VECTACTIVE_RES90    ((uint32_t) 0x0000005AUL)
#define SCB_ICSR_VECTACTIVE_RES91    ((uint32_t) 0x0000005BUL)
#define SCB_ICSR_VECTACTIVE_RES92    ((uint32_t) 0x0000005CUL)
#define SCB_ICSR_VECTACTIVE_RES93    ((uint32_t) 0x0000005DUL)
#define SCB_ICSR_VECTACTIVE_RES94    ((uint32_t) 0x0000005EUL)
#define SCB_ICSR_VECTACTIVE_RES95    ((uint32_t) 0x0000005FUL)
#define SCB_ICSR_VECTACTIVE_RES96    ((uint32_t) 0x00000060UL)
#define SCB_ICSR_VECTACTIVE_RES97    ((uint32_t) 0x00000061UL)
#define SCB_ICSR_VECTACTIVE_RES98    ((uint32_t) 0x00000062UL)
#define SCB_ICSR_VECTACTIVE_RES99    ((uint32_t) 0x00000063UL)
#define SCB_ICSR_VECTACTIVE_RES100    ((uint32_t) 0x00000064UL)
#define SCB_ICSR_VECTACTIVE_RES101    ((uint32_t) 0x00000065UL)
#define SCB_ICSR_VECTACTIVE_RES102    ((uint32_t) 0x00000066UL)
#define SCB_ICSR_VECTACTIVE_RES103    ((uint32_t) 0x00000067UL)
#define SCB_ICSR_VECTACTIVE_RES104    ((uint32_t) 0x00000068UL)
#define SCB_ICSR_VECTACTIVE_RES105    ((uint32_t) 0x00000069UL)
#define SCB_ICSR_VECTACTIVE_RES106    ((uint32_t) 0x0000006AUL)
#define SCB_ICSR_VECTACTIVE_RES107    ((uint32_t) 0x0000006BUL)
#define SCB_ICSR_VECTACTIVE_TIMER5A    ((uint32_t) 0x0000006CUL)
#define SCB_ICSR_VECTACTIVE_TIMER5B    ((uint32_t) 0x0000006DUL)
#define SCB_ICSR_VECTACTIVE_WTIMER0A    ((uint32_t) 0x0000006EUL)
#define SCB_ICSR_VECTACTIVE_WTIMER0B    ((uint32_t) 0x0000006FUL)
#define SCB_ICSR_VECTACTIVE_WTIMER1A    ((uint32_t) 0x00000070UL)
#define SCB_ICSR_VECTACTIVE_WTIMER1B    ((uint32_t) 0x00000071UL)
#define SCB_ICSR_VECTACTIVE_WTIMER2A    ((uint32_t) 0x00000072UL)
#define SCB_ICSR_VECTACTIVE_WTIMER2B    ((uint32_t) 0x00000073UL)
#define SCB_ICSR_VECTACTIVE_WTIMER3A    ((uint32_t) 0x00000074UL)
#define SCB_ICSR_VECTACTIVE_WTIMER3B    ((uint32_t) 0x00000075UL)
#define SCB_ICSR_VECTACTIVE_WTIMER4A    ((uint32_t) 0x00000076UL)
#define SCB_ICSR_VECTACTIVE_WTIMER4B    ((uint32_t) 0x00000077UL)
#define SCB_ICSR_VECTACTIVE_WTIMER5A    ((uint32_t) 0x00000078UL)
#define SCB_ICSR_VECTACTIVE_WTIMER5B    ((uint32_t) 0x00000079UL)
#define SCB_ICSR_VECTACTIVE_SYSEXC    ((uint32_t) 0x0000007AUL)
#define SCB_ICSR_VECTACTIVE_RES123    ((uint32_t) 0x0000007BUL)
#define SCB_ICSR_VECTACTIVE_RES124    ((uint32_t) 0x0000007CUL)
#define SCB_ICSR_VECTACTIVE_RES125    ((uint32_t) 0x0000007DUL)
#define SCB_ICSR_VECTACTIVE_RES126    ((uint32_t) 0x0000007EUL)
#define SCB_ICSR_VECTACTIVE_RES127    ((uint32_t) 0x0000007FUL)
#define SCB_ICSR_VECTACTIVE_RES128    ((uint32_t) 0x00000080UL)
#define SCB_ICSR_VECTACTIVE_RES129    ((uint32_t) 0x00000081UL)
#define SCB_ICSR_VECTACTIVE_RES130    ((uint32_t) 0x00000082UL)
#define SCB_ICSR_VECTACTIVE_RES131    ((uint32_t) 0x00000083UL)
#define SCB_ICSR_VECTACTIVE_RES132    ((uint32_t) 0x00000084UL)
#define SCB_ICSR_VECTACTIVE_RES133    ((uint32_t) 0x00000085UL)
#define SCB_ICSR_VECTACTIVE_RES134    ((uint32_t) 0x00000086UL)
#define SCB_ICSR_VECTACTIVE_RES135    ((uint32_t) 0x00000087UL)
#define SCB_ICSR_VECTACTIVE_RES136    ((uint32_t) 0x00000088UL)
#define SCB_ICSR_VECTACTIVE_RES137    ((uint32_t) 0x00000089UL)
#define SCB_ICSR_VECTACTIVE_RES138    ((uint32_t) 0x0000008AUL)
#define SCB_ICSR_VECTACTIVE_RES139    ((uint32_t) 0x0000008BUL)
#define SCB_ICSR_VECTACTIVE_RES140    ((uint32_t) 0x0000008CUL)
#define SCB_ICSR_VECTACTIVE_RES141    ((uint32_t) 0x0000008DUL)
#define SCB_ICSR_VECTACTIVE_RES142    ((uint32_t) 0x0000008EUL)
#define SCB_ICSR_VECTACTIVE_RES143    ((uint32_t) 0x0000008FUL)
#define SCB_ICSR_VECTACTIVE_RES144    ((uint32_t) 0x00000090UL)
#define SCB_ICSR_VECTACTIVE_RES145    ((uint32_t) 0x00000091UL)
#define SCB_ICSR_VECTACTIVE_RES146    ((uint32_t) 0x00000092UL)
#define SCB_ICSR_VECTACTIVE_RES147    ((uint32_t) 0x00000093UL)
#define SCB_ICSR_VECTACTIVE_RES148    ((uint32_t) 0x00000094UL)
#define SCB_ICSR_VECTACTIVE_RES149    ((uint32_t) 0x00000095UL)
#define SCB_ICSR_VECTACTIVE_PWM1GEN0    ((uint32_t) 0x00000096UL)
#define SCB_ICSR_VECTACTIVE_PWM1GEN1    ((uint32_t) 0x00000097UL)
#define SCB_ICSR_VECTACTIVE_PWM1GEN2    ((uint32_t) 0x00000098UL)
#define SCB_ICSR_VECTACTIVE_PWM1GEN3    ((uint32_t) 0x00000099UL)
#define SCB_ICSR_VECTACTIVE_PWM1FAULT    ((uint32_t) 0x0000009AUL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_RETTOBASE_MASK    ((uint32_t) 0x00000800UL)
#define SCB_ICSR_R_RETTOBASE_BIT    (11UL)
#define SCB_ICSR_R_RETTOBASE_ISR    ((uint32_t) 0x00000800UL)
#define SCB_ICSR_R_RETTOBASE_NOISR    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_RETTOBASE_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_RETTOBASE_ISR    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_RETTOBASE_NOISR    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_VECTPENDING_MASK    ((uint32_t) 0x000FF000UL)
#define SCB_ICSR_R_VECTPENDING_BIT    (12UL)
#define SCB_ICSR_R_VECTPENDING_STACK    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_R_VECTPENDING_RESET    ((uint32_t) 0x00001000UL)
#define SCB_ICSR_R_VECTPENDING_NMI    ((uint32_t) 0x00002000UL)
#define SCB_ICSR_R_VECTPENDING_HARDFAULT    ((uint32_t) 0x00003000UL)
#define SCB_ICSR_R_VECTPENDING_MEMMANAGE    ((uint32_t) 0x00004000UL)
#define SCB_ICSR_R_VECTPENDING_BUSFAULT    ((uint32_t) 0x00005000UL)
#define SCB_ICSR_R_VECTPENDING_USAGEFAULT    ((uint32_t) 0x00006000UL)
#define SCB_ICSR_R_VECTPENDING_RES7    ((uint32_t) 0x00007000UL)
#define SCB_ICSR_R_VECTPENDING_RES8    ((uint32_t) 0x00008000UL)
#define SCB_ICSR_R_VECTPENDING_RES9    ((uint32_t) 0x00009000UL)
#define SCB_ICSR_R_VECTPENDING_RES10    ((uint32_t) 0x0000A000UL)
#define SCB_ICSR_R_VECTPENDING_SVCALL    ((uint32_t) 0x0000B000UL)
#define SCB_ICSR_R_VECTPENDING_DEBUGMON    ((uint32_t) 0x0000C000UL)
#define SCB_ICSR_R_VECTPENDING_RES13    ((uint32_t) 0x0000D000UL)
#define SCB_ICSR_R_VECTPENDING_PENDSV    ((uint32_t) 0x0000E000UL)
#define SCB_ICSR_R_VECTPENDING_SYSTICK    ((uint32_t) 0x0000F000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOA    ((uint32_t) 0x00010000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOB    ((uint32_t) 0x00011000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOC    ((uint32_t) 0x00012000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOD    ((uint32_t) 0x13000000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOE    ((uint32_t) 0x00014000UL)
#define SCB_ICSR_R_VECTPENDING_UART0    ((uint32_t) 0x00015000UL)
#define SCB_ICSR_R_VECTPENDING_UART1    ((uint32_t) 0x00016000UL)
#define SCB_ICSR_R_VECTPENDING_SSI0    ((uint32_t) 0x00017000UL)
#define SCB_ICSR_R_VECTPENDING_I2C0    ((uint32_t) 0x00018000UL)
#define SCB_ICSR_R_VECTPENDING_PWM0FAULT    ((uint32_t) 0x00019000UL)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN0    ((uint32_t) 0x0001A000UL)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN1    ((uint32_t) 0x0001B000UL)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN2    ((uint32_t) 0x0001C000UL)
#define SCB_ICSR_R_VECTPENDING_QEI0    ((uint32_t) 0x0001D000UL)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ0    ((uint32_t) 0x0001E000UL)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ1    ((uint32_t) 0x0001F000UL)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ2    ((uint32_t) 0x00020000UL)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ3    ((uint32_t) 0x00021000UL)
#define SCB_ICSR_R_VECTPENDING_WDT01    ((uint32_t) 0x00022000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER0A    ((uint32_t) 0x00023000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER0B    ((uint32_t) 0x00024000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER1A    ((uint32_t) 0x00025000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER1B    ((uint32_t) 0x00026000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER2A    ((uint32_t) 0x00027000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER2B    ((uint32_t) 0x00028000UL)
#define SCB_ICSR_R_VECTPENDING_ACMP0    ((uint32_t) 0x00029000UL)
#define SCB_ICSR_R_VECTPENDING_ACMP1    ((uint32_t) 0x0002A000UL)
#define SCB_ICSR_R_VECTPENDING_RES43    ((uint32_t) 0x0002B000UL)
#define SCB_ICSR_R_VECTPENDING_SYSCTL    ((uint32_t) 0x0002C000UL)
#define SCB_ICSR_R_VECTPENDING_FLASH    ((uint32_t) 0x0002D000UL)
#define SCB_ICSR_R_VECTPENDING_GPIOF    ((uint32_t) 0x0002E000UL)
#define SCB_ICSR_R_VECTPENDING_RES47    ((uint32_t) 0x0002F000UL)
#define SCB_ICSR_R_VECTPENDING_RES48    ((uint32_t) 0x00030000UL)
#define SCB_ICSR_R_VECTPENDING_UART2    ((uint32_t) 0x00031000UL)
#define SCB_ICSR_R_VECTPENDING_SSI1    ((uint32_t) 0x00032000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER3A    ((uint32_t) 0x00033000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER3B    ((uint32_t) 0x00034000UL)
#define SCB_ICSR_R_VECTPENDING_I2C1    ((uint32_t) 0x00035000UL)
#define SCB_ICSR_R_VECTPENDING_QEI1    ((uint32_t) 0x00036000UL)
#define SCB_ICSR_R_VECTPENDING_CAN0    ((uint32_t) 0x00037000UL)
#define SCB_ICSR_R_VECTPENDING_CAN1    ((uint32_t) 0x00038000UL)
#define SCB_ICSR_R_VECTPENDING_RES57    ((uint32_t) 0x00039000UL)
#define SCB_ICSR_R_VECTPENDING_RES58    ((uint32_t) 0x0003A000UL)
#define SCB_ICSR_R_VECTPENDING_HIB    ((uint32_t) 0x0003B000UL)
#define SCB_ICSR_R_VECTPENDING_USB    ((uint32_t) 0x0003C000UL)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN3    ((uint32_t) 0x0003D000UL)
#define SCB_ICSR_R_VECTPENDING_UDMASOFT    ((uint32_t) 0x0003E000UL)
#define SCB_ICSR_R_VECTPENDING_UDMAERROR    ((uint32_t) 0x0003F000UL)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ0    ((uint32_t) 0x00040000UL)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ1    ((uint32_t) 0x00041000UL)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ2    ((uint32_t) 0x00042000UL)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ3    ((uint32_t) 0x00043000UL)
#define SCB_ICSR_R_VECTPENDING_RES68    ((uint32_t) 0x00044000UL)
#define SCB_ICSR_R_VECTPENDING_RES69    ((uint32_t) 0x00045000UL)
#define SCB_ICSR_R_VECTPENDING_RES70    ((uint32_t) 0x00046000UL)
#define SCB_ICSR_R_VECTPENDING_RES71    ((uint32_t) 0x00047000UL)
#define SCB_ICSR_R_VECTPENDING_RES72    ((uint32_t) 0x00048000UL)
#define SCB_ICSR_R_VECTPENDING_SSI2    ((uint32_t) 0x00049000UL)
#define SCB_ICSR_R_VECTPENDING_SSI3    ((uint32_t) 0x0004A000UL)
#define SCB_ICSR_R_VECTPENDING_UART3    ((uint32_t) 0x0004B000UL)
#define SCB_ICSR_R_VECTPENDING_UART4    ((uint32_t) 0x0004C000UL)
#define SCB_ICSR_R_VECTPENDING_UART5    ((uint32_t) 0x0004D000UL)
#define SCB_ICSR_R_VECTPENDING_UART6    ((uint32_t) 0x0004E000UL)
#define SCB_ICSR_R_VECTPENDING_UART7    ((uint32_t) 0x0004F000UL)
#define SCB_ICSR_R_VECTPENDING_RES80    ((uint32_t) 0x00050000UL)
#define SCB_ICSR_R_VECTPENDING_RES81    ((uint32_t) 0x00051000UL)
#define SCB_ICSR_R_VECTPENDING_RES82    ((uint32_t) 0x00052000UL)
#define SCB_ICSR_R_VECTPENDING_RES83    ((uint32_t) 0x00053000UL)
#define SCB_ICSR_R_VECTPENDING_I2C2    ((uint32_t) 0x00054000UL)
#define SCB_ICSR_R_VECTPENDING_I2C3    ((uint32_t) 0x00055000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER4A    ((uint32_t) 0x00056000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER4B    ((uint32_t) 0x00057000UL)
#define SCB_ICSR_R_VECTPENDING_RES88    ((uint32_t) 0x00058000UL)
#define SCB_ICSR_R_VECTPENDING_RES89    ((uint32_t) 0x00059000UL)
#define SCB_ICSR_R_VECTPENDING_RES90    ((uint32_t) 0x0005A000UL)
#define SCB_ICSR_R_VECTPENDING_RES91    ((uint32_t) 0x0005B000UL)
#define SCB_ICSR_R_VECTPENDING_RES92    ((uint32_t) 0x0005C000UL)
#define SCB_ICSR_R_VECTPENDING_RES93    ((uint32_t) 0x0005D000UL)
#define SCB_ICSR_R_VECTPENDING_RES94    ((uint32_t) 0x0005E000UL)
#define SCB_ICSR_R_VECTPENDING_RES95    ((uint32_t) 0x0005F000UL)
#define SCB_ICSR_R_VECTPENDING_RES96    ((uint32_t) 0x00060000UL)
#define SCB_ICSR_R_VECTPENDING_RES97    ((uint32_t) 0x00061000UL)
#define SCB_ICSR_R_VECTPENDING_RES98    ((uint32_t) 0x00062000UL)
#define SCB_ICSR_R_VECTPENDING_RES99    ((uint32_t) 0x00063000UL)
#define SCB_ICSR_R_VECTPENDING_RES100    ((uint32_t) 0x00064000UL)
#define SCB_ICSR_R_VECTPENDING_RES101    ((uint32_t) 0x00065000UL)
#define SCB_ICSR_R_VECTPENDING_RES102    ((uint32_t) 0x00066000UL)
#define SCB_ICSR_R_VECTPENDING_RES103    ((uint32_t) 0x00067000UL)
#define SCB_ICSR_R_VECTPENDING_RES104    ((uint32_t) 0x00068000UL)
#define SCB_ICSR_R_VECTPENDING_RES105    ((uint32_t) 0x00069000UL)
#define SCB_ICSR_R_VECTPENDING_RES106    ((uint32_t) 0x0006A000UL)
#define SCB_ICSR_R_VECTPENDING_RES107    ((uint32_t) 0x0006B000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER5A    ((uint32_t) 0x0006C000UL)
#define SCB_ICSR_R_VECTPENDING_TIMER5B    ((uint32_t) 0x0006D000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER0A    ((uint32_t) 0x0006E000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER0B    ((uint32_t) 0x0006F000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER1A    ((uint32_t) 0x00070000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER1B    ((uint32_t) 0x00071000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER2A    ((uint32_t) 0x00072000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER2B    ((uint32_t) 0x00073000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER3A    ((uint32_t) 0x00074000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER3B    ((uint32_t) 0x00075000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER4A    ((uint32_t) 0x00076000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER4B    ((uint32_t) 0x00077000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER5A    ((uint32_t) 0x00078000UL)
#define SCB_ICSR_R_VECTPENDING_WTIMER5B    ((uint32_t) 0x00079000UL)
#define SCB_ICSR_R_VECTPENDING_SYSEXC    ((uint32_t) 0x0007A000UL)
#define SCB_ICSR_R_VECTPENDING_RES123    ((uint32_t) 0x0007B000UL)
#define SCB_ICSR_R_VECTPENDING_RES124    ((uint32_t) 0x0007C000UL)
#define SCB_ICSR_R_VECTPENDING_RES125    ((uint32_t) 0x0007D000UL)
#define SCB_ICSR_R_VECTPENDING_RES126    ((uint32_t) 0x0007E000UL)
#define SCB_ICSR_R_VECTPENDING_RES127    ((uint32_t) 0x0007F000UL)
#define SCB_ICSR_R_VECTPENDING_RES128    ((uint32_t) 0x00080000UL)
#define SCB_ICSR_R_VECTPENDING_RES129    ((uint32_t) 0x00081000UL)
#define SCB_ICSR_R_VECTPENDING_RES130    ((uint32_t) 0x00082000UL)
#define SCB_ICSR_R_VECTPENDING_RES131    ((uint32_t) 0x00083000UL)
#define SCB_ICSR_R_VECTPENDING_RES132    ((uint32_t) 0x00084000UL)
#define SCB_ICSR_R_VECTPENDING_RES133    ((uint32_t) 0x00085000UL)
#define SCB_ICSR_R_VECTPENDING_RES134    ((uint32_t) 0x00086000UL)
#define SCB_ICSR_R_VECTPENDING_RES135    ((uint32_t) 0x00087000UL)
#define SCB_ICSR_R_VECTPENDING_RES136    ((uint32_t) 0x00088000UL)
#define SCB_ICSR_R_VECTPENDING_RES137    ((uint32_t) 0x00089000UL)
#define SCB_ICSR_R_VECTPENDING_RES138    ((uint32_t) 0x0008A000UL)
#define SCB_ICSR_R_VECTPENDING_RES139    ((uint32_t) 0x0008B000UL)
#define SCB_ICSR_R_VECTPENDING_RES140    ((uint32_t) 0x0008C000UL)
#define SCB_ICSR_R_VECTPENDING_RES141    ((uint32_t) 0x0008D000UL)
#define SCB_ICSR_R_VECTPENDING_RES142    ((uint32_t) 0x0008E000UL)
#define SCB_ICSR_R_VECTPENDING_RES143    ((uint32_t) 0x0008F000UL)
#define SCB_ICSR_R_VECTPENDING_RES144    ((uint32_t) 0x00090000UL)
#define SCB_ICSR_R_VECTPENDING_RES145    ((uint32_t) 0x00091000UL)
#define SCB_ICSR_R_VECTPENDING_RES146    ((uint32_t) 0x00092000UL)
#define SCB_ICSR_R_VECTPENDING_RES147    ((uint32_t) 0x00093000UL)
#define SCB_ICSR_R_VECTPENDING_RES148    ((uint32_t) 0x00094000UL)
#define SCB_ICSR_R_VECTPENDING_RES149    ((uint32_t) 0x00095000UL)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN0    ((uint32_t) 0x00096000UL)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN1    ((uint32_t) 0x00097000UL)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN2    ((uint32_t) 0x00098000UL)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN3    ((uint32_t) 0x00099000UL)
#define SCB_ICSR_R_VECTPENDING_PWM1FAULT    ((uint32_t) 0x0009A000UL)

#define SCB_ICSR_VECTPENDING_MASK    ((uint32_t) 0x000000FFUL)
#define SCB_ICSR_VECTPENDING_STACK    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_VECTPENDING_RESET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_VECTPENDING_NMI    ((uint32_t) 0x00000002UL)
#define SCB_ICSR_VECTPENDING_HARDFAULT    ((uint32_t) 0x00000003UL)
#define SCB_ICSR_VECTPENDING_MEMMANAGE    ((uint32_t) 0x00000004UL)
#define SCB_ICSR_VECTPENDING_BUSFAULT    ((uint32_t) 0x00000005UL)
#define SCB_ICSR_VECTPENDING_USAGEFAULT    ((uint32_t) 0x00000006UL)
#define SCB_ICSR_VECTPENDING_RES7    ((uint32_t) 0x00000007UL)
#define SCB_ICSR_VECTPENDING_RES8    ((uint32_t) 0x00000008UL)
#define SCB_ICSR_VECTPENDING_RES9    ((uint32_t) 0x00000009UL)
#define SCB_ICSR_VECTPENDING_RES10    ((uint32_t) 0x0000000AUL)
#define SCB_ICSR_VECTPENDING_SVCALL    ((uint32_t) 0x0000000BUL)
#define SCB_ICSR_VECTPENDING_DEBUGMON    ((uint32_t) 0x0000000CUL)
#define SCB_ICSR_VECTPENDING_RES13    ((uint32_t) 0x0000000DUL)
#define SCB_ICSR_VECTPENDING_PENDSV    ((uint32_t) 0x0000000EUL)
#define SCB_ICSR_VECTPENDING_SYSTICK    ((uint32_t) 0x0000000FUL)
#define SCB_ICSR_VECTPENDING_GPIOA    ((uint32_t) 0x00000010UL)
#define SCB_ICSR_VECTPENDING_GPIOB    ((uint32_t) 0x00000011UL)
#define SCB_ICSR_VECTPENDING_GPIOC    ((uint32_t) 0x00000012UL)
#define SCB_ICSR_VECTPENDING_GPIOD    ((uint32_t) 0x00000013UL)
#define SCB_ICSR_VECTPENDING_GPIOE    ((uint32_t) 0x00000014UL)
#define SCB_ICSR_VECTPENDING_UART0    ((uint32_t) 0x00000015UL)
#define SCB_ICSR_VECTPENDING_UART1    ((uint32_t) 0x00000016UL)
#define SCB_ICSR_VECTPENDING_SSI0    ((uint32_t) 0x00000017UL)
#define SCB_ICSR_VECTPENDING_I2C0    ((uint32_t) 0x00000018UL)
#define SCB_ICSR_VECTPENDING_PWM0FAULT    ((uint32_t) 0x00000019UL)
#define SCB_ICSR_VECTPENDING_PWM0GEN0    ((uint32_t) 0x0000001AUL)
#define SCB_ICSR_VECTPENDING_PWM0GEN1    ((uint32_t) 0x0000001BUL)
#define SCB_ICSR_VECTPENDING_PWM0GEN2    ((uint32_t) 0x0000001CUL)
#define SCB_ICSR_VECTPENDING_QEI0    ((uint32_t) 0x0000001DUL)
#define SCB_ICSR_VECTPENDING_ADC0SEQ0    ((uint32_t) 0x0000001EUL)
#define SCB_ICSR_VECTPENDING_ADC0SEQ1    ((uint32_t) 0x0000001FUL)
#define SCB_ICSR_VECTPENDING_ADC0SEQ2    ((uint32_t) 0x00000020UL)
#define SCB_ICSR_VECTPENDING_ADC0SEQ3    ((uint32_t) 0x00000021UL)
#define SCB_ICSR_VECTPENDING_WDT01    ((uint32_t) 0x00000022UL)
#define SCB_ICSR_VECTPENDING_TIMER0A    ((uint32_t) 0x00000023UL)
#define SCB_ICSR_VECTPENDING_TIMER0B    ((uint32_t) 0x00000024UL)
#define SCB_ICSR_VECTPENDING_TIMER1A    ((uint32_t) 0x00000025UL)
#define SCB_ICSR_VECTPENDING_TIMER1B    ((uint32_t) 0x00000026UL)
#define SCB_ICSR_VECTPENDING_TIMER2A    ((uint32_t) 0x00000027UL)
#define SCB_ICSR_VECTPENDING_TIMER2B    ((uint32_t) 0x00000028UL)
#define SCB_ICSR_VECTPENDING_ACMP0    ((uint32_t) 0x00000029UL)
#define SCB_ICSR_VECTPENDING_ACMP1    ((uint32_t) 0x0000002AUL)
#define SCB_ICSR_VECTPENDING_RES43    ((uint32_t) 0x0000002BUL)
#define SCB_ICSR_VECTPENDING_SYSCTL    ((uint32_t) 0x0000002CUL)
#define SCB_ICSR_VECTPENDING_FLASH    ((uint32_t) 0x0000002DUL)
#define SCB_ICSR_VECTPENDING_GPIOF    ((uint32_t) 0x0000002EUL)
#define SCB_ICSR_VECTPENDING_RES47    ((uint32_t) 0x0000002FUL)
#define SCB_ICSR_VECTPENDING_RES48    ((uint32_t) 0x00000030UL)
#define SCB_ICSR_VECTPENDING_UART2    ((uint32_t) 0x00000031UL)
#define SCB_ICSR_VECTPENDING_SSI1    ((uint32_t) 0x00000032UL)
#define SCB_ICSR_VECTPENDING_TIMER3A    ((uint32_t) 0x00000033UL)
#define SCB_ICSR_VECTPENDING_TIMER3B    ((uint32_t) 0x00000034UL)
#define SCB_ICSR_VECTPENDING_I2C1    ((uint32_t) 0x00000035UL)
#define SCB_ICSR_VECTPENDING_QEI1    ((uint32_t) 0x00000036UL)
#define SCB_ICSR_VECTPENDING_CAN0    ((uint32_t) 0x00000037UL)
#define SCB_ICSR_VECTPENDING_CAN1    ((uint32_t) 0x00000038UL)
#define SCB_ICSR_VECTPENDING_RES57    ((uint32_t) 0x00000039UL)
#define SCB_ICSR_VECTPENDING_RES58    ((uint32_t) 0x0000003AUL)
#define SCB_ICSR_VECTPENDING_HIB    ((uint32_t) 0x0000003BUL)
#define SCB_ICSR_VECTPENDING_USB    ((uint32_t) 0x0000003CUL)
#define SCB_ICSR_VECTPENDING_PWM0GEN3    ((uint32_t) 0x0000003DUL)
#define SCB_ICSR_VECTPENDING_UDMASOFT    ((uint32_t) 0x0000003EUL)
#define SCB_ICSR_VECTPENDING_UDMAERROR    ((uint32_t) 0x0000003FUL)
#define SCB_ICSR_VECTPENDING_ADC1SEQ0    ((uint32_t) 0x00000040UL)
#define SCB_ICSR_VECTPENDING_ADC1SEQ1    ((uint32_t) 0x00000041UL)
#define SCB_ICSR_VECTPENDING_ADC1SEQ2    ((uint32_t) 0x00000042UL)
#define SCB_ICSR_VECTPENDING_ADC1SEQ3    ((uint32_t) 0x00000043UL)
#define SCB_ICSR_VECTPENDING_RES68    ((uint32_t) 0x00000044UL)
#define SCB_ICSR_VECTPENDING_RES69    ((uint32_t) 0x00000045UL)
#define SCB_ICSR_VECTPENDING_RES70    ((uint32_t) 0x00000046UL)
#define SCB_ICSR_VECTPENDING_RES71    ((uint32_t) 0x00000047UL)
#define SCB_ICSR_VECTPENDING_RES72    ((uint32_t) 0x00000048UL)
#define SCB_ICSR_VECTPENDING_SSI2    ((uint32_t) 0x00000049UL)
#define SCB_ICSR_VECTPENDING_SSI3    ((uint32_t) 0x0000004AUL)
#define SCB_ICSR_VECTPENDING_UART3    ((uint32_t) 0x0000004BUL)
#define SCB_ICSR_VECTPENDING_UART4    ((uint32_t) 0x0000004CUL)
#define SCB_ICSR_VECTPENDING_UART5    ((uint32_t) 0x0000004DUL)
#define SCB_ICSR_VECTPENDING_UART6    ((uint32_t) 0x0000004EUL)
#define SCB_ICSR_VECTPENDING_UART7    ((uint32_t) 0x0000004FUL)
#define SCB_ICSR_VECTPENDING_RES80    ((uint32_t) 0x00000050UL)
#define SCB_ICSR_VECTPENDING_RES81    ((uint32_t) 0x00000051UL)
#define SCB_ICSR_VECTPENDING_RES82    ((uint32_t) 0x00000052UL)
#define SCB_ICSR_VECTPENDING_RES83    ((uint32_t) 0x00000053UL)
#define SCB_ICSR_VECTPENDING_I2C2    ((uint32_t) 0x00000054UL)
#define SCB_ICSR_VECTPENDING_I2C3    ((uint32_t) 0x00000055UL)
#define SCB_ICSR_VECTPENDING_TIMER4A    ((uint32_t) 0x00000056UL)
#define SCB_ICSR_VECTPENDING_TIMER4B    ((uint32_t) 0x00000057UL)
#define SCB_ICSR_VECTPENDING_RES88    ((uint32_t) 0x00000058UL)
#define SCB_ICSR_VECTPENDING_RES89    ((uint32_t) 0x00000059UL)
#define SCB_ICSR_VECTPENDING_RES90    ((uint32_t) 0x0000005AUL)
#define SCB_ICSR_VECTPENDING_RES91    ((uint32_t) 0x0000005BUL)
#define SCB_ICSR_VECTPENDING_RES92    ((uint32_t) 0x0000005CUL)
#define SCB_ICSR_VECTPENDING_RES93    ((uint32_t) 0x0000005DUL)
#define SCB_ICSR_VECTPENDING_RES94    ((uint32_t) 0x0000005EUL)
#define SCB_ICSR_VECTPENDING_RES95    ((uint32_t) 0x0000005FUL)
#define SCB_ICSR_VECTPENDING_RES96    ((uint32_t) 0x00000060UL)
#define SCB_ICSR_VECTPENDING_RES97    ((uint32_t) 0x00000061UL)
#define SCB_ICSR_VECTPENDING_RES98    ((uint32_t) 0x00000062UL)
#define SCB_ICSR_VECTPENDING_RES99    ((uint32_t) 0x00000063UL)
#define SCB_ICSR_VECTPENDING_RES100    ((uint32_t) 0x00000064UL)
#define SCB_ICSR_VECTPENDING_RES101    ((uint32_t) 0x00000065UL)
#define SCB_ICSR_VECTPENDING_RES102    ((uint32_t) 0x00000066UL)
#define SCB_ICSR_VECTPENDING_RES103    ((uint32_t) 0x00000067UL)
#define SCB_ICSR_VECTPENDING_RES104    ((uint32_t) 0x00000068UL)
#define SCB_ICSR_VECTPENDING_RES105    ((uint32_t) 0x00000069UL)
#define SCB_ICSR_VECTPENDING_RES106    ((uint32_t) 0x0000006AUL)
#define SCB_ICSR_VECTPENDING_RES107    ((uint32_t) 0x0000006BUL)
#define SCB_ICSR_VECTPENDING_TIMER5A    ((uint32_t) 0x0000006CUL)
#define SCB_ICSR_VECTPENDING_TIMER5B    ((uint32_t) 0x0000006DUL)
#define SCB_ICSR_VECTPENDING_WTIMER0A    ((uint32_t) 0x0000006EUL)
#define SCB_ICSR_VECTPENDING_WTIMER0B    ((uint32_t) 0x0000006FUL)
#define SCB_ICSR_VECTPENDING_WTIMER1A    ((uint32_t) 0x00000070UL)
#define SCB_ICSR_VECTPENDING_WTIMER1B    ((uint32_t) 0x00000071UL)
#define SCB_ICSR_VECTPENDING_WTIMER2A    ((uint32_t) 0x00000072UL)
#define SCB_ICSR_VECTPENDING_WTIMER2B    ((uint32_t) 0x00000073UL)
#define SCB_ICSR_VECTPENDING_WTIMER3A    ((uint32_t) 0x00000074UL)
#define SCB_ICSR_VECTPENDING_WTIMER3B    ((uint32_t) 0x00000075UL)
#define SCB_ICSR_VECTPENDING_WTIMER4A    ((uint32_t) 0x00000076UL)
#define SCB_ICSR_VECTPENDING_WTIMER4B    ((uint32_t) 0x00000077UL)
#define SCB_ICSR_VECTPENDING_WTIMER5A    ((uint32_t) 0x00000078UL)
#define SCB_ICSR_VECTPENDING_WTIMER5B    ((uint32_t) 0x00000079UL)
#define SCB_ICSR_VECTPENDING_SYSEXC    ((uint32_t) 0x0000007AUL)
#define SCB_ICSR_VECTPENDING_RES123    ((uint32_t) 0x0000007BUL)
#define SCB_ICSR_VECTPENDING_RES124    ((uint32_t) 0x0000007CUL)
#define SCB_ICSR_VECTPENDING_RES125    ((uint32_t) 0x0000007DUL)
#define SCB_ICSR_VECTPENDING_RES126    ((uint32_t) 0x0000007EUL)
#define SCB_ICSR_VECTPENDING_RES127    ((uint32_t) 0x0000007FUL)
#define SCB_ICSR_VECTPENDING_RES128    ((uint32_t) 0x00000080UL)
#define SCB_ICSR_VECTPENDING_RES129    ((uint32_t) 0x00000081UL)
#define SCB_ICSR_VECTPENDING_RES130    ((uint32_t) 0x00000082UL)
#define SCB_ICSR_VECTPENDING_RES131    ((uint32_t) 0x00000083UL)
#define SCB_ICSR_VECTPENDING_RES132    ((uint32_t) 0x00000084UL)
#define SCB_ICSR_VECTPENDING_RES133    ((uint32_t) 0x00000085UL)
#define SCB_ICSR_VECTPENDING_RES134    ((uint32_t) 0x00000086UL)
#define SCB_ICSR_VECTPENDING_RES135    ((uint32_t) 0x00000087UL)
#define SCB_ICSR_VECTPENDING_RES136    ((uint32_t) 0x00000088UL)
#define SCB_ICSR_VECTPENDING_RES137    ((uint32_t) 0x00000089UL)
#define SCB_ICSR_VECTPENDING_RES138    ((uint32_t) 0x0000008AUL)
#define SCB_ICSR_VECTPENDING_RES139    ((uint32_t) 0x0000008BUL)
#define SCB_ICSR_VECTPENDING_RES140    ((uint32_t) 0x0000008CUL)
#define SCB_ICSR_VECTPENDING_RES141    ((uint32_t) 0x0000008DUL)
#define SCB_ICSR_VECTPENDING_RES142    ((uint32_t) 0x0000008EUL)
#define SCB_ICSR_VECTPENDING_RES143    ((uint32_t) 0x0000008FUL)
#define SCB_ICSR_VECTPENDING_RES144    ((uint32_t) 0x00000090UL)
#define SCB_ICSR_VECTPENDING_RES145    ((uint32_t) 0x00000091UL)
#define SCB_ICSR_VECTPENDING_RES146    ((uint32_t) 0x00000092UL)
#define SCB_ICSR_VECTPENDING_RES147    ((uint32_t) 0x00000093UL)
#define SCB_ICSR_VECTPENDING_RES148    ((uint32_t) 0x00000094UL)
#define SCB_ICSR_VECTPENDING_RES149    ((uint32_t) 0x00000095UL)
#define SCB_ICSR_VECTPENDING_PWM1GEN0    ((uint32_t) 0x00000096UL)
#define SCB_ICSR_VECTPENDING_PWM1GEN1    ((uint32_t) 0x00000097UL)
#define SCB_ICSR_VECTPENDING_PWM1GEN2    ((uint32_t) 0x00000098UL)
#define SCB_ICSR_VECTPENDING_PWM1GEN3    ((uint32_t) 0x00000099UL)
#define SCB_ICSR_VECTPENDING_PWM1FAULT    ((uint32_t) 0x0000009AUL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_ISRPENDING_MASK    ((uint32_t) 0x00400000UL)
#define SCB_ICSR_R_ISRPENDING_BIT    (22UL)
#define SCB_ICSR_R_ISRPENDING_ISR    ((uint32_t) 0x00400000UL)
#define SCB_ICSR_R_ISRPENDING_NOISR    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_ISRPENDING_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_ISRPENDING_ISR    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_ISRPENDING_NOISR    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_ISRPREEMPT_MASK    ((uint32_t) 0x00800000UL)
#define SCB_ICSR_R_ISRPREEMPT_BIT    (23UL)
#define SCB_ICSR_R_ISRPREEMPT_ISR    ((uint32_t) 0x00800000UL)
#define SCB_ICSR_R_ISRPREEMPT_NOISR    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_ISRPREEMPT_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_ISRPREEMPT_ISR    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_ISRPREEMPT_NOISR    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSTCLR_MASK    ((uint32_t) 0x02000000UL)
#define SCB_ICSR_R_PENDSTCLR_BIT    (25UL)
#define SCB_ICSR_R_PENDSTCLR_REMOVE    ((uint32_t) 0x02000000UL)
#define SCB_ICSR_R_PENDSTCLR_NOEFFECT    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_PENDSTCLR_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSTCLR_REMOVE    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSTCLR_NOEFFECT    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSTSET_MASK    ((uint32_t) 0x04000000UL)
#define SCB_ICSR_R_PENDSTSET_BIT    (26UL)
#define SCB_ICSR_R_PENDSTSET_PEND    ((uint32_t) 0x04000000UL)
#define SCB_ICSR_R_PENDSTSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_R_PENDSTSET_SET    ((uint32_t) 0x04000000UL)
#define SCB_ICSR_R_PENDSTSET_NOEFFECT    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_PENDSTSET_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSTSET_PEND    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSTSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_PENDSTSET_SET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSTSET_NOEFFECT    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSVCLR_MASK    ((uint32_t) 0x08000000UL)
#define SCB_ICSR_R_PENDSVCLR_BIT    (27UL)
#define SCB_ICSR_R_PENDSVCLR_REMOVE    ((uint32_t) 0x08000000UL)
#define SCB_ICSR_R_PENDSVCLR_NOEFFECT    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_PENDSVCLR_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSVCLR_REMOVE    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSVCLR_NOEFFECT    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSVSET_MASK    ((uint32_t) 0x10000000UL)
#define SCB_ICSR_R_PENDSVSET_BIT    (28UL)
#define SCB_ICSR_R_PENDSVSET_PEND    ((uint32_t) 0x10000000UL)
#define SCB_ICSR_R_PENDSVSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_R_PENDSVSET_SET    ((uint32_t) 0x10000000UL)
#define SCB_ICSR_R_PENDSVSET_NOEFFECT    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_PENDSVSET_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSVSET_PEND    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSVSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_PENDSVSET_SET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_PENDSVSET_NOEFFECT    ((uint32_t) 0x00000000UL)
/*----------*/

/*----------*/
#define SCB_ICSR_R_NMIPENDSET_MASK    ((uint32_t) 0x80000000UL)
#define SCB_ICSR_R_NMIPENDSET_BIT    (31UL)
#define SCB_ICSR_R_NMIPENDSET_PEND    ((uint32_t) 0x80000000UL)
#define SCB_ICSR_R_NMIPENDSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_R_NMIPENDSET_SET    ((uint32_t) 0x80000000UL)
#define SCB_ICSR_R_NMIPENDSET_NOEFFECT    ((uint32_t) 0x00000000UL)

#define SCB_ICSR_NMIPENDSET_MASK    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_NMIPENDSET_PEND    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_NMIPENDSET_NOPEND    ((uint32_t) 0x00000000UL)
#define SCB_ICSR_NMIPENDSET_SET    ((uint32_t) 0x00000001UL)
#define SCB_ICSR_NMIPENDSET_NOEFFECT    ((uint32_t) 0x00000000UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_ */
