<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>ViT_act</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.674</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <_ln124_for_each_image>
                <Slack>7.30</Slack>
                <TripCount>1</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <_ln131_for_each_layer>
                    <Slack>7.30</Slack>
                    <TripCount>12</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </_ln131_for_each_layer>
            </_ln124_for_each_image>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>902</BRAM_18K>
            <DSP>1452</DSP>
            <FF>172584</FF>
            <LUT>270827</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ViT_act</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>ViT_act</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>ViT_act</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWVALID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWREADY</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWADDR</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWLEN</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWSIZE</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWBURST</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWLOCK</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWCACHE</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWPROT</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWQOS</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWREGION</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_AWUSER</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WVALID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WREADY</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WDATA</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WSTRB</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WLAST</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_WUSER</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARVALID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARREADY</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARADDR</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARLEN</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARSIZE</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARBURST</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARLOCK</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARCACHE</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARPROT</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARQOS</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARREGION</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_ARUSER</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RVALID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RREADY</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RDATA</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RLAST</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RUSER</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_RRESP</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_BVALID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_BREADY</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_BRESP</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_BID</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout1_BUSER</name>
            <Object>inout1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWVALID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWREADY</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWADDR</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWLEN</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWSIZE</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWBURST</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWLOCK</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWCACHE</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWPROT</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWQOS</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWREGION</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_AWUSER</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WVALID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WREADY</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WDATA</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WSTRB</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WLAST</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_WUSER</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARVALID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARREADY</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARADDR</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARLEN</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARSIZE</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARBURST</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARLOCK</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARCACHE</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARPROT</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARQOS</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARREGION</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_ARUSER</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RVALID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RREADY</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RDATA</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RLAST</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RUSER</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_RRESP</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_BVALID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_BREADY</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_BRESP</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_BID</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout2_BUSER</name>
            <Object>inout2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWVALID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWREADY</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWADDR</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWLEN</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWSIZE</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWBURST</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWLOCK</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWCACHE</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWPROT</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWQOS</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWREGION</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_AWUSER</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WVALID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WREADY</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WDATA</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WSTRB</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WLAST</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_WUSER</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARVALID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARREADY</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARADDR</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARLEN</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARSIZE</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARBURST</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARLOCK</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARCACHE</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARPROT</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARQOS</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARREGION</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_ARUSER</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RVALID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RREADY</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RDATA</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RLAST</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RUSER</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_RRESP</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_BVALID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_BREADY</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_BRESP</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_BID</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout3_BUSER</name>
            <Object>inout3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWVALID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWREADY</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWADDR</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWLEN</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWSIZE</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWBURST</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWLOCK</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWCACHE</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWPROT</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWQOS</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWREGION</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_AWUSER</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WVALID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WREADY</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WDATA</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WSTRB</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WLAST</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_WUSER</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARVALID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARREADY</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARADDR</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARLEN</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARSIZE</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARBURST</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARLOCK</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARCACHE</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARPROT</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARQOS</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARREGION</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_ARUSER</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RVALID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RREADY</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RDATA</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RLAST</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RUSER</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_RRESP</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_BVALID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_BREADY</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_BRESP</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_BID</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_inout4_BUSER</name>
            <Object>inout4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWVALID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWREADY</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWADDR</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWLEN</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWSIZE</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWBURST</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWLOCK</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWCACHE</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWPROT</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWQOS</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWREGION</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_AWUSER</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WVALID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WREADY</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WDATA</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WSTRB</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WLAST</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_WUSER</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARVALID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARREADY</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARADDR</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARLEN</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARSIZE</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARBURST</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARLOCK</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARCACHE</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARPROT</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARQOS</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARREGION</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_ARUSER</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RVALID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RREADY</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RDATA</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RLAST</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RUSER</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_RRESP</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_BVALID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_BREADY</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_BRESP</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_BID</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_weights_BUSER</name>
            <Object>weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>num_images</name>
            <Object>num_images</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reload_on_time_weights</name>
            <Object>reload_on_time_weights</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>ViT_act</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_one_time_weights_fu_564</InstName>
                    <ModuleName>load_one_time_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>564</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88</InstName>
                            <ModuleName>load_one_time_weights_Pipeline_ln13_for_block_dim_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>88</ID>
                            <BindInstances>add_ln13_1_fu_256_p2 add_ln16_fu_281_p2 add_ln16_8_fu_578_p2 add_ln16_1_fu_342_p2 add_ln16_9_fu_609_p2 add_ln16_2_fu_376_p2 add_ln16_10_fu_640_p2 add_ln16_3_fu_410_p2 add_ln16_11_fu_671_p2 add_ln16_4_fu_444_p2 add_ln16_12_fu_702_p2 add_ln16_5_fu_478_p2 add_ln16_13_fu_733_p2 add_ln16_6_fu_512_p2 add_ln16_14_fu_764_p2 add_ln16_7_fu_546_p2 add_ln16_15_fu_795_p2 add_ln13_fu_307_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99</InstName>
                            <ModuleName>load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>add_ln29_fu_676_p2 add_ln29_1_fu_691_p2 add_ln31_fu_761_p2 add_ln33_fu_847_p2 empty_199_fu_931_p2 empty_200_fu_969_p2 add_ln38_fu_1118_p2 add_ln38_1_fu_1143_p2 add_ln38_2_fu_1168_p2 add_ln38_3_fu_1193_p2 add_ln38_4_fu_1218_p2 add_ln38_5_fu_1243_p2 add_ln38_6_fu_1268_p2 add_ln38_7_fu_1293_p2 add_ln38_8_fu_1318_p2 add_ln38_9_fu_1343_p2 add_ln38_10_fu_1368_p2 add_ln38_11_fu_1393_p2 add_ln38_12_fu_1418_p2 add_ln38_13_fu_1443_p2 add_ln38_14_fu_1458_p2 add_ln35_fu_1028_p2 add_ln35_1_fu_1034_p2 add_ln33_31_fu_1040_p2 add_ln31_1_fu_1054_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln29_fu_134_p2 add_ln29_1_fu_140_p2 add_ln29_2_fu_146_p2 add_ln29_3_fu_152_p2 add_ln29_4_fu_158_p2 add_ln29_5_fu_164_p2 add_ln29_6_fu_170_p2 add_ln29_7_fu_182_p2 add_ln29_8_fu_188_p2 add_ln29_9_fu_194_p2 add_ln29_10_fu_200_p2 add_ln29_11_fu_206_p2 add_ln29_12_fu_212_p2 add_ln29_13_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_patch_embed_fu_582</InstName>
                    <ModuleName>compute_patch_embed</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>582</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc_fu_91</InstName>
                            <ModuleName>dataflow_parent_loop_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>91</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_ln171_for_block_y_U0</InstName>
                                    <ModuleName>dataflow_in_loop_ln171_for_block_y</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>patch_embed_accumulate_16u_128u_8u_U0</InstName>
                                            <ModuleName>patch_embed_accumulate_16u_128u_8u_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>80</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0</InstName>
                                                    <ModuleName>patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>70</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>patch_embed_accumulate_read_16u_128u_8u_U0</InstName>
                                                    <ModuleName>patch_embed_accumulate_read_16u_128u_8u_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>76</ID>
                                                    <BindInstances>add_ln33_fu_644_p2 add_ln33_1_fu_650_p2 add_ln33_2_fu_656_p2 add_ln33_3_fu_662_p2 add_ln33_4_fu_668_p2 add_ln33_5_fu_674_p2 add_ln33_6_fu_680_p2 add_ln33_7_fu_686_p2 add_ln33_8_fu_692_p2 add_ln33_9_fu_698_p2 add_ln33_10_fu_704_p2 add_ln33_11_fu_710_p2 add_ln33_12_fu_716_p2 add_ln33_13_fu_722_p2 add_ln33_14_fu_728_p2 add_ln33_15_fu_740_p2 add_ln33_16_fu_746_p2 add_ln33_17_fu_752_p2 add_ln33_18_fu_758_p2 add_ln33_19_fu_764_p2 add_ln33_20_fu_770_p2 add_ln33_21_fu_776_p2 add_ln33_22_fu_782_p2 add_ln33_23_fu_788_p2 add_ln33_24_fu_794_p2 add_ln33_25_fu_800_p2 add_ln33_26_fu_806_p2 add_ln33_27_fu_812_p2 add_ln33_28_fu_818_p2 add_ln33_29_fu_824_p2 add_ln33_30_fu_1228_p2 add_ln36_fu_1247_p2 y_offset_1_fu_1258_p2 add_ln39_fu_1274_p2 add_ln41_fu_1302_p2 add_ln41_1_fu_1336_p2 add_ln41_2_fu_1370_p2 add_ln41_3_fu_1404_p2 add_ln41_4_fu_1438_p2 add_ln41_5_fu_1472_p2 add_ln41_6_fu_1506_p2 add_ln41_7_fu_1540_p2 add_ln41_8_fu_1574_p2 add_ln41_9_fu_1616_p2 add_ln41_10_fu_1658_p2 add_ln41_11_fu_1700_p2 add_ln41_12_fu_1742_p2 add_ln41_13_fu_1784_p2 add_ln41_14_fu_1826_p2 add_ln41_15_fu_1868_p2 add_ln41_16_fu_1910_p2 add_ln41_17_fu_1952_p2 add_ln41_18_fu_1994_p2 add_ln41_19_fu_2036_p2 add_ln41_20_fu_2078_p2 add_ln41_21_fu_2120_p2 add_ln41_22_fu_2162_p2 add_ln41_23_fu_2204_p2 add_ln41_24_fu_2246_p2 add_ln41_25_fu_2288_p2 add_ln41_26_fu_2330_p2 add_ln41_27_fu_2372_p2 add_ln41_28_fu_2414_p2 add_ln41_29_fu_2456_p2 add_ln41_30_fu_2498_p2 add_ln41_31_fu_2522_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>patch_embed_accumulate_compute_16u_128u_8u_U0</InstName>
                                                    <ModuleName>patch_embed_accumulate_compute_16u_128u_8u_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>87</ID>
                                                    <BindInstances>add_ln63_1_fu_952_p2 add_ln63_fu_964_p2 add_ln65_fu_1042_p2 add_ln67_fu_1326_p2 add_ln1273_1_fu_1213_p2 mul_mul_16s_8ns_24_4_1_U36 mac_muladd_16s_8ns_24s_25_4_1_U52 mac_muladd_16s_8ns_24s_25_4_1_U52 mac_muladd_8ns_16s_25s_26_4_1_U68 mac_muladd_8ns_16s_25s_26_4_1_U68 mac_muladd_8ns_16s_26s_34_4_1_U84 mac_muladd_8ns_16s_26s_34_4_1_U84 mac_muladd_8ns_16s_34s_34_4_1_U100 mac_muladd_8ns_16s_34s_34_4_1_U100 mac_muladd_8ns_16s_34s_34_4_1_U116 mac_muladd_8ns_16s_34s_34_4_1_U116 mac_muladd_8ns_16s_34s_34_4_1_U132 mac_muladd_8ns_16s_34s_34_4_1_U132 mac_muladd_8ns_16s_34s_34_4_1_U148 mac_muladd_8ns_16s_34s_34_4_1_U148 mac_muladd_8ns_16s_34s_34_4_1_U164 mac_muladd_8ns_16s_34s_34_4_1_U164 mac_muladd_8ns_16s_34s_34_4_1_U180 mac_muladd_8ns_16s_34s_34_4_1_U180 mac_muladd_8ns_16s_34s_34_4_1_U196 mac_muladd_8ns_16s_34s_34_4_1_U196 mac_muladd_8ns_16s_34s_34_4_1_U212 mac_muladd_8ns_16s_34s_34_4_1_U212 mac_muladd_8ns_16s_34s_34_4_1_U228 mac_muladd_8ns_16s_34s_34_4_1_U228 mac_muladd_8ns_16s_34s_34_4_1_U244 mac_muladd_8ns_16s_34s_34_4_1_U244 mac_muladd_8ns_16s_34s_34_4_1_U250 mac_muladd_8ns_16s_34s_34_4_1_U250 mac_muladd_8ns_16s_34s_34_4_1_U266 mac_muladd_8ns_16s_34s_34_4_1_U266 mul_mul_16s_8ns_24_4_1_U37 mac_muladd_16s_8ns_24s_25_4_1_U53 mac_muladd_16s_8ns_24s_25_4_1_U53 mac_muladd_8ns_16s_25s_26_4_1_U69 mac_muladd_8ns_16s_25s_26_4_1_U69 mac_muladd_8ns_16s_26s_34_4_1_U85 mac_muladd_8ns_16s_26s_34_4_1_U85 mac_muladd_8ns_16s_34s_34_4_1_U101 mac_muladd_8ns_16s_34s_34_4_1_U101 mac_muladd_8ns_16s_34s_34_4_1_U117 mac_muladd_8ns_16s_34s_34_4_1_U117 mac_muladd_8ns_16s_34s_34_4_1_U133 mac_muladd_8ns_16s_34s_34_4_1_U133 mac_muladd_8ns_16s_34s_34_4_1_U149 mac_muladd_8ns_16s_34s_34_4_1_U149 mac_muladd_8ns_16s_34s_34_4_1_U165 mac_muladd_8ns_16s_34s_34_4_1_U165 mac_muladd_8ns_16s_34s_34_4_1_U181 mac_muladd_8ns_16s_34s_34_4_1_U181 mac_muladd_8ns_16s_34s_34_4_1_U197 mac_muladd_8ns_16s_34s_34_4_1_U197 mac_muladd_8ns_16s_34s_34_4_1_U213 mac_muladd_8ns_16s_34s_34_4_1_U213 mac_muladd_8ns_16s_34s_34_4_1_U229 mac_muladd_8ns_16s_34s_34_4_1_U229 mac_muladd_8ns_16s_34s_34_4_1_U245 mac_muladd_8ns_16s_34s_34_4_1_U245 mac_muladd_8ns_16s_34s_34_4_1_U251 mac_muladd_8ns_16s_34s_34_4_1_U251 mac_muladd_8ns_16s_34s_34_4_1_U267 mac_muladd_8ns_16s_34s_34_4_1_U267 mul_mul_16s_8ns_24_4_1_U38 mac_muladd_16s_8ns_24s_25_4_1_U54 mac_muladd_16s_8ns_24s_25_4_1_U54 mac_muladd_8ns_16s_25s_26_4_1_U70 mac_muladd_8ns_16s_25s_26_4_1_U70 mac_muladd_8ns_16s_26s_34_4_1_U86 mac_muladd_8ns_16s_26s_34_4_1_U86 mac_muladd_8ns_16s_34s_34_4_1_U102 mac_muladd_8ns_16s_34s_34_4_1_U102 mac_muladd_8ns_16s_34s_34_4_1_U118 mac_muladd_8ns_16s_34s_34_4_1_U118 mac_muladd_8ns_16s_34s_34_4_1_U134 mac_muladd_8ns_16s_34s_34_4_1_U134 mac_muladd_8ns_16s_34s_34_4_1_U150 mac_muladd_8ns_16s_34s_34_4_1_U150 mac_muladd_8ns_16s_34s_34_4_1_U166 mac_muladd_8ns_16s_34s_34_4_1_U166 mac_muladd_8ns_16s_34s_34_4_1_U182 mac_muladd_8ns_16s_34s_34_4_1_U182 mac_muladd_8ns_16s_34s_34_4_1_U198 mac_muladd_8ns_16s_34s_34_4_1_U198 mac_muladd_8ns_16s_34s_34_4_1_U214 mac_muladd_8ns_16s_34s_34_4_1_U214 mac_muladd_8ns_16s_34s_34_4_1_U230 mac_muladd_8ns_16s_34s_34_4_1_U230 mac_muladd_8ns_16s_34s_34_4_1_U246 mac_muladd_8ns_16s_34s_34_4_1_U246 mac_muladd_8ns_16s_34s_34_4_1_U252 mac_muladd_8ns_16s_34s_34_4_1_U252 mac_muladd_8ns_16s_34s_34_4_1_U268 mac_muladd_8ns_16s_34s_34_4_1_U268 mul_mul_16s_8ns_24_4_1_U39 mac_muladd_16s_8ns_24s_25_4_1_U55 mac_muladd_16s_8ns_24s_25_4_1_U55 mac_muladd_8ns_16s_25s_26_4_1_U71 mac_muladd_8ns_16s_25s_26_4_1_U71 mac_muladd_8ns_16s_26s_34_4_1_U87 mac_muladd_8ns_16s_26s_34_4_1_U87 mac_muladd_8ns_16s_34s_34_4_1_U103 mac_muladd_8ns_16s_34s_34_4_1_U103 mac_muladd_8ns_16s_34s_34_4_1_U119 mac_muladd_8ns_16s_34s_34_4_1_U119 mac_muladd_8ns_16s_34s_34_4_1_U135 mac_muladd_8ns_16s_34s_34_4_1_U135 mac_muladd_8ns_16s_34s_34_4_1_U151 mac_muladd_8ns_16s_34s_34_4_1_U151 mac_muladd_8ns_16s_34s_34_4_1_U167 mac_muladd_8ns_16s_34s_34_4_1_U167 mac_muladd_8ns_16s_34s_34_4_1_U183 mac_muladd_8ns_16s_34s_34_4_1_U183 mac_muladd_8ns_16s_34s_34_4_1_U199 mac_muladd_8ns_16s_34s_34_4_1_U199 mac_muladd_8ns_16s_34s_34_4_1_U215 mac_muladd_8ns_16s_34s_34_4_1_U215 mac_muladd_8ns_16s_34s_34_4_1_U231 mac_muladd_8ns_16s_34s_34_4_1_U231 mac_muladd_8ns_16s_34s_34_4_1_U247 mac_muladd_8ns_16s_34s_34_4_1_U247 mac_muladd_8ns_16s_34s_34_4_1_U253 mac_muladd_8ns_16s_34s_34_4_1_U253 mac_muladd_8ns_16s_34s_34_4_1_U269 mac_muladd_8ns_16s_34s_34_4_1_U269 mul_mul_16s_8ns_24_4_1_U40 mac_muladd_16s_8ns_24s_25_4_1_U56 mac_muladd_16s_8ns_24s_25_4_1_U56 mac_muladd_8ns_16s_25s_26_4_1_U72 mac_muladd_8ns_16s_25s_26_4_1_U72 mac_muladd_8ns_16s_26s_34_4_1_U88 mac_muladd_8ns_16s_26s_34_4_1_U88 mac_muladd_8ns_16s_34s_34_4_1_U104 mac_muladd_8ns_16s_34s_34_4_1_U104 mac_muladd_8ns_16s_34s_34_4_1_U120 mac_muladd_8ns_16s_34s_34_4_1_U120 mac_muladd_8ns_16s_34s_34_4_1_U136 mac_muladd_8ns_16s_34s_34_4_1_U136 mac_muladd_8ns_16s_34s_34_4_1_U152 mac_muladd_8ns_16s_34s_34_4_1_U152 mac_muladd_8ns_16s_34s_34_4_1_U168 mac_muladd_8ns_16s_34s_34_4_1_U168 mac_muladd_8ns_16s_34s_34_4_1_U184 mac_muladd_8ns_16s_34s_34_4_1_U184 mac_muladd_8ns_16s_34s_34_4_1_U200 mac_muladd_8ns_16s_34s_34_4_1_U200 mac_muladd_8ns_16s_34s_34_4_1_U216 mac_muladd_8ns_16s_34s_34_4_1_U216 mac_muladd_8ns_16s_34s_34_4_1_U232 mac_muladd_8ns_16s_34s_34_4_1_U232 mac_muladd_8ns_16s_34s_34_4_1_U248 mac_muladd_8ns_16s_34s_34_4_1_U248 mac_muladd_8ns_16s_34s_34_4_1_U254 mac_muladd_8ns_16s_34s_34_4_1_U254 mac_muladd_8ns_16s_34s_34_4_1_U270 mac_muladd_8ns_16s_34s_34_4_1_U270 mul_mul_16s_8ns_24_4_1_U41 mac_muladd_16s_8ns_24s_25_4_1_U57 mac_muladd_16s_8ns_24s_25_4_1_U57 mac_muladd_8ns_16s_25s_26_4_1_U73 mac_muladd_8ns_16s_25s_26_4_1_U73 mac_muladd_8ns_16s_26s_34_4_1_U89 mac_muladd_8ns_16s_26s_34_4_1_U89 mac_muladd_8ns_16s_34s_34_4_1_U105 mac_muladd_8ns_16s_34s_34_4_1_U105 mac_muladd_8ns_16s_34s_34_4_1_U121 mac_muladd_8ns_16s_34s_34_4_1_U121 mac_muladd_8ns_16s_34s_34_4_1_U137 mac_muladd_8ns_16s_34s_34_4_1_U137 mac_muladd_8ns_16s_34s_34_4_1_U153 mac_muladd_8ns_16s_34s_34_4_1_U153 mac_muladd_8ns_16s_34s_34_4_1_U169 mac_muladd_8ns_16s_34s_34_4_1_U169 mac_muladd_8ns_16s_34s_34_4_1_U185 mac_muladd_8ns_16s_34s_34_4_1_U185 mac_muladd_8ns_16s_34s_34_4_1_U201 mac_muladd_8ns_16s_34s_34_4_1_U201 mac_muladd_8ns_16s_34s_34_4_1_U217 mac_muladd_8ns_16s_34s_34_4_1_U217 mac_muladd_8ns_16s_34s_34_4_1_U233 mac_muladd_8ns_16s_34s_34_4_1_U233 mac_muladd_8ns_16s_34s_34_4_1_U249 mac_muladd_8ns_16s_34s_34_4_1_U249 mac_muladd_8ns_16s_34s_34_4_1_U255 mac_muladd_8ns_16s_34s_34_4_1_U255 mac_muladd_8ns_16s_34s_34_4_1_U271 mac_muladd_8ns_16s_34s_34_4_1_U271 mul_mul_16s_8ns_24_4_1_U42 mac_muladd_16s_8ns_24s_25_4_1_U58 mac_muladd_16s_8ns_24s_25_4_1_U58 mac_muladd_8ns_16s_25s_26_4_1_U74 mac_muladd_8ns_16s_25s_26_4_1_U74 mac_muladd_8ns_16s_26s_34_4_1_U90 mac_muladd_8ns_16s_26s_34_4_1_U90 mac_muladd_8ns_16s_34s_34_4_1_U106 mac_muladd_8ns_16s_34s_34_4_1_U106 mac_muladd_8ns_16s_34s_34_4_1_U122 mac_muladd_8ns_16s_34s_34_4_1_U122 mac_muladd_8ns_16s_34s_34_4_1_U138 mac_muladd_8ns_16s_34s_34_4_1_U138 mac_muladd_8ns_16s_34s_34_4_1_U154 mac_muladd_8ns_16s_34s_34_4_1_U154 mac_muladd_8ns_16s_34s_34_4_1_U170 mac_muladd_8ns_16s_34s_34_4_1_U170 mac_muladd_8ns_16s_34s_34_4_1_U186 mac_muladd_8ns_16s_34s_34_4_1_U186 mac_muladd_8ns_16s_34s_34_4_1_U202 mac_muladd_8ns_16s_34s_34_4_1_U202 mac_muladd_8ns_16s_34s_34_4_1_U218 mac_muladd_8ns_16s_34s_34_4_1_U218 mac_muladd_8ns_16s_34s_34_4_1_U234 mac_muladd_8ns_16s_34s_34_4_1_U234 mac_muladd_8ns_16s_34s_34_4_1_U256 mac_muladd_8ns_16s_34s_34_4_1_U256 mac_muladd_8ns_16s_34s_34_4_1_U272 mac_muladd_8ns_16s_34s_34_4_1_U272 mac_muladd_8ns_16s_34s_34_4_1_U282 mac_muladd_8ns_16s_34s_34_4_1_U282 mul_mul_16s_8ns_24_4_1_U43 mac_muladd_16s_8ns_24s_25_4_1_U59 mac_muladd_16s_8ns_24s_25_4_1_U59 mac_muladd_8ns_16s_25s_26_4_1_U75 mac_muladd_8ns_16s_25s_26_4_1_U75 mac_muladd_8ns_16s_26s_34_4_1_U91 mac_muladd_8ns_16s_26s_34_4_1_U91 mac_muladd_8ns_16s_34s_34_4_1_U107 mac_muladd_8ns_16s_34s_34_4_1_U107 mac_muladd_8ns_16s_34s_34_4_1_U123 mac_muladd_8ns_16s_34s_34_4_1_U123 mac_muladd_8ns_16s_34s_34_4_1_U139 mac_muladd_8ns_16s_34s_34_4_1_U139 mac_muladd_8ns_16s_34s_34_4_1_U155 mac_muladd_8ns_16s_34s_34_4_1_U155 mac_muladd_8ns_16s_34s_34_4_1_U171 mac_muladd_8ns_16s_34s_34_4_1_U171 mac_muladd_8ns_16s_34s_34_4_1_U187 mac_muladd_8ns_16s_34s_34_4_1_U187 mac_muladd_8ns_16s_34s_34_4_1_U203 mac_muladd_8ns_16s_34s_34_4_1_U203 mac_muladd_8ns_16s_34s_34_4_1_U219 mac_muladd_8ns_16s_34s_34_4_1_U219 mac_muladd_8ns_16s_34s_34_4_1_U235 mac_muladd_8ns_16s_34s_34_4_1_U235 mac_muladd_8ns_16s_34s_34_4_1_U257 mac_muladd_8ns_16s_34s_34_4_1_U257 mac_muladd_8ns_16s_34s_34_4_1_U273 mac_muladd_8ns_16s_34s_34_4_1_U273 mac_muladd_8ns_16s_34s_34_4_1_U283 mac_muladd_8ns_16s_34s_34_4_1_U283 sub_ln1420_fu_7841_p2 add_ln813_fu_7882_p2 sub_ln1420_1_fu_8053_p2 add_ln813_15_fu_8102_p2 sub_ln1420_2_fu_8138_p2 add_ln813_16_fu_8190_p2 sub_ln1420_3_fu_8226_p2 add_ln813_17_fu_8278_p2 sub_ln1420_4_fu_8314_p2 add_ln813_18_fu_8366_p2 sub_ln1420_5_fu_8538_p2 add_ln813_19_fu_8567_p2 sub_ln1420_6_fu_8601_p2 add_ln813_20_fu_8632_p2 add_ln813_21_fu_8651_p2 mul_mul_8ns_16s_24_4_1_U44 mac_muladd_8ns_16s_24s_25_4_1_U60 mac_muladd_8ns_16s_24s_25_4_1_U60 mac_muladd_8ns_16s_25s_26_4_1_U76 mac_muladd_8ns_16s_25s_26_4_1_U76 mac_muladd_8ns_16s_26s_34_4_1_U92 mac_muladd_8ns_16s_26s_34_4_1_U92 mac_muladd_8ns_16s_34s_34_4_1_U108 mac_muladd_8ns_16s_34s_34_4_1_U108 mac_muladd_8ns_16s_34s_34_4_1_U124 mac_muladd_8ns_16s_34s_34_4_1_U124 mac_muladd_8ns_16s_34s_34_4_1_U140 mac_muladd_8ns_16s_34s_34_4_1_U140 mac_muladd_8ns_16s_34s_34_4_1_U156 mac_muladd_8ns_16s_34s_34_4_1_U156 mac_muladd_8ns_16s_34s_34_4_1_U172 mac_muladd_8ns_16s_34s_34_4_1_U172 mac_muladd_8ns_16s_34s_34_4_1_U188 mac_muladd_8ns_16s_34s_34_4_1_U188 mac_muladd_8ns_16s_34s_34_4_1_U204 mac_muladd_8ns_16s_34s_34_4_1_U204 mac_muladd_8ns_16s_34s_34_4_1_U220 mac_muladd_8ns_16s_34s_34_4_1_U220 mac_muladd_8ns_16s_34s_34_4_1_U236 mac_muladd_8ns_16s_34s_34_4_1_U236 mac_muladd_8ns_16s_34s_34_4_1_U258 mac_muladd_8ns_16s_34s_34_4_1_U258 mac_muladd_8ns_16s_34s_34_4_1_U274 mac_muladd_8ns_16s_34s_34_4_1_U274 mac_muladd_16s_8ns_34s_34_4_1_U284 mac_muladd_16s_8ns_34s_34_4_1_U284 mul_mul_8ns_16s_24_4_1_U45 mac_muladd_8ns_16s_24s_25_4_1_U61 mac_muladd_8ns_16s_24s_25_4_1_U61 mac_muladd_8ns_16s_25s_26_4_1_U77 mac_muladd_8ns_16s_25s_26_4_1_U77 mac_muladd_8ns_16s_26s_34_4_1_U93 mac_muladd_8ns_16s_26s_34_4_1_U93 mac_muladd_8ns_16s_34s_34_4_1_U109 mac_muladd_8ns_16s_34s_34_4_1_U109 mac_muladd_8ns_16s_34s_34_4_1_U125 mac_muladd_8ns_16s_34s_34_4_1_U125 mac_muladd_8ns_16s_34s_34_4_1_U141 mac_muladd_8ns_16s_34s_34_4_1_U141 mac_muladd_8ns_16s_34s_34_4_1_U157 mac_muladd_8ns_16s_34s_34_4_1_U157 mac_muladd_8ns_16s_34s_34_4_1_U173 mac_muladd_8ns_16s_34s_34_4_1_U173 mac_muladd_8ns_16s_34s_34_4_1_U189 mac_muladd_8ns_16s_34s_34_4_1_U189 mac_muladd_8ns_16s_34s_34_4_1_U205 mac_muladd_8ns_16s_34s_34_4_1_U205 mac_muladd_8ns_16s_34s_34_4_1_U221 mac_muladd_8ns_16s_34s_34_4_1_U221 mac_muladd_8ns_16s_34s_34_4_1_U237 mac_muladd_8ns_16s_34s_34_4_1_U237 mac_muladd_8ns_16s_34s_34_4_1_U259 mac_muladd_8ns_16s_34s_34_4_1_U259 mac_muladd_8ns_16s_34s_34_4_1_U275 mac_muladd_8ns_16s_34s_34_4_1_U275 mac_muladd_16s_8ns_34s_34_4_1_U285 mac_muladd_16s_8ns_34s_34_4_1_U285 mul_mul_8ns_16s_24_4_1_U46 mac_muladd_8ns_16s_24s_25_4_1_U62 mac_muladd_8ns_16s_24s_25_4_1_U62 mac_muladd_8ns_16s_25s_26_4_1_U78 mac_muladd_8ns_16s_25s_26_4_1_U78 mac_muladd_8ns_16s_26s_34_4_1_U94 mac_muladd_8ns_16s_26s_34_4_1_U94 mac_muladd_8ns_16s_34s_34_4_1_U110 mac_muladd_8ns_16s_34s_34_4_1_U110 mac_muladd_8ns_16s_34s_34_4_1_U126 mac_muladd_8ns_16s_34s_34_4_1_U126 mac_muladd_8ns_16s_34s_34_4_1_U142 mac_muladd_8ns_16s_34s_34_4_1_U142 mac_muladd_8ns_16s_34s_34_4_1_U158 mac_muladd_8ns_16s_34s_34_4_1_U158 mac_muladd_8ns_16s_34s_34_4_1_U174 mac_muladd_8ns_16s_34s_34_4_1_U174 mac_muladd_8ns_16s_34s_34_4_1_U190 mac_muladd_8ns_16s_34s_34_4_1_U190 mac_muladd_8ns_16s_34s_34_4_1_U206 mac_muladd_8ns_16s_34s_34_4_1_U206 mac_muladd_8ns_16s_34s_34_4_1_U222 mac_muladd_8ns_16s_34s_34_4_1_U222 mac_muladd_8ns_16s_34s_34_4_1_U238 mac_muladd_8ns_16s_34s_34_4_1_U238 mac_muladd_8ns_16s_34s_34_4_1_U260 mac_muladd_8ns_16s_34s_34_4_1_U260 mac_muladd_8ns_16s_34s_34_4_1_U276 mac_muladd_8ns_16s_34s_34_4_1_U276 mac_muladd_16s_8ns_34s_34_4_1_U286 mac_muladd_16s_8ns_34s_34_4_1_U286 mul_mul_8ns_16s_24_4_1_U47 mac_muladd_8ns_16s_24s_25_4_1_U63 mac_muladd_8ns_16s_24s_25_4_1_U63 mac_muladd_8ns_16s_25s_26_4_1_U79 mac_muladd_8ns_16s_25s_26_4_1_U79 mac_muladd_8ns_16s_26s_34_4_1_U95 mac_muladd_8ns_16s_26s_34_4_1_U95 mac_muladd_8ns_16s_34s_34_4_1_U111 mac_muladd_8ns_16s_34s_34_4_1_U111 mac_muladd_8ns_16s_34s_34_4_1_U127 mac_muladd_8ns_16s_34s_34_4_1_U127 mac_muladd_8ns_16s_34s_34_4_1_U143 mac_muladd_8ns_16s_34s_34_4_1_U143 mac_muladd_8ns_16s_34s_34_4_1_U159 mac_muladd_8ns_16s_34s_34_4_1_U159 mac_muladd_8ns_16s_34s_34_4_1_U175 mac_muladd_8ns_16s_34s_34_4_1_U175 mac_muladd_8ns_16s_34s_34_4_1_U191 mac_muladd_8ns_16s_34s_34_4_1_U191 mac_muladd_8ns_16s_34s_34_4_1_U207 mac_muladd_8ns_16s_34s_34_4_1_U207 mac_muladd_8ns_16s_34s_34_4_1_U223 mac_muladd_8ns_16s_34s_34_4_1_U223 mac_muladd_8ns_16s_34s_34_4_1_U239 mac_muladd_8ns_16s_34s_34_4_1_U239 mac_muladd_8ns_16s_34s_34_4_1_U261 mac_muladd_8ns_16s_34s_34_4_1_U261 mac_muladd_8ns_16s_34s_34_4_1_U277 mac_muladd_8ns_16s_34s_34_4_1_U277 mac_muladd_16s_8ns_34s_34_4_1_U287 mac_muladd_16s_8ns_34s_34_4_1_U287 mul_mul_8ns_16s_24_4_1_U48 mac_muladd_8ns_16s_24s_25_4_1_U64 mac_muladd_8ns_16s_24s_25_4_1_U64 mac_muladd_8ns_16s_25s_26_4_1_U80 mac_muladd_8ns_16s_25s_26_4_1_U80 mac_muladd_8ns_16s_26s_34_4_1_U96 mac_muladd_8ns_16s_26s_34_4_1_U96 mac_muladd_8ns_16s_34s_34_4_1_U112 mac_muladd_8ns_16s_34s_34_4_1_U112 mac_muladd_8ns_16s_34s_34_4_1_U128 mac_muladd_8ns_16s_34s_34_4_1_U128 mac_muladd_8ns_16s_34s_34_4_1_U144 mac_muladd_8ns_16s_34s_34_4_1_U144 mac_muladd_8ns_16s_34s_34_4_1_U160 mac_muladd_8ns_16s_34s_34_4_1_U160 mac_muladd_8ns_16s_34s_34_4_1_U176 mac_muladd_8ns_16s_34s_34_4_1_U176 mac_muladd_8ns_16s_34s_34_4_1_U192 mac_muladd_8ns_16s_34s_34_4_1_U192 mac_muladd_8ns_16s_34s_34_4_1_U208 mac_muladd_8ns_16s_34s_34_4_1_U208 mac_muladd_8ns_16s_34s_34_4_1_U224 mac_muladd_8ns_16s_34s_34_4_1_U224 mac_muladd_8ns_16s_34s_34_4_1_U240 mac_muladd_8ns_16s_34s_34_4_1_U240 mac_muladd_8ns_16s_34s_34_4_1_U262 mac_muladd_8ns_16s_34s_34_4_1_U262 mac_muladd_8ns_16s_34s_34_4_1_U278 mac_muladd_8ns_16s_34s_34_4_1_U278 mac_muladd_16s_8ns_34s_34_4_1_U288 mac_muladd_16s_8ns_34s_34_4_1_U288 mul_mul_8ns_16s_24_4_1_U49 mac_muladd_8ns_16s_24s_25_4_1_U65 mac_muladd_8ns_16s_24s_25_4_1_U65 mac_muladd_8ns_16s_25s_26_4_1_U81 mac_muladd_8ns_16s_25s_26_4_1_U81 mac_muladd_8ns_16s_26s_34_4_1_U97 mac_muladd_8ns_16s_26s_34_4_1_U97 mac_muladd_8ns_16s_34s_34_4_1_U113 mac_muladd_8ns_16s_34s_34_4_1_U113 mac_muladd_8ns_16s_34s_34_4_1_U129 mac_muladd_8ns_16s_34s_34_4_1_U129 mac_muladd_8ns_16s_34s_34_4_1_U145 mac_muladd_8ns_16s_34s_34_4_1_U145 mac_muladd_8ns_16s_34s_34_4_1_U161 mac_muladd_8ns_16s_34s_34_4_1_U161 mac_muladd_8ns_16s_34s_34_4_1_U177 mac_muladd_8ns_16s_34s_34_4_1_U177 mac_muladd_8ns_16s_34s_34_4_1_U193 mac_muladd_8ns_16s_34s_34_4_1_U193 mac_muladd_8ns_16s_34s_34_4_1_U209 mac_muladd_8ns_16s_34s_34_4_1_U209 mac_muladd_8ns_16s_34s_34_4_1_U225 mac_muladd_8ns_16s_34s_34_4_1_U225 mac_muladd_8ns_16s_34s_34_4_1_U241 mac_muladd_8ns_16s_34s_34_4_1_U241 mac_muladd_8ns_16s_34s_34_4_1_U263 mac_muladd_8ns_16s_34s_34_4_1_U263 mac_muladd_8ns_16s_34s_34_4_1_U279 mac_muladd_8ns_16s_34s_34_4_1_U279 mac_muladd_16s_8ns_34s_34_4_1_U289 mac_muladd_16s_8ns_34s_34_4_1_U289 mul_mul_8ns_16s_24_4_1_U50 mac_muladd_8ns_16s_24s_25_4_1_U66 mac_muladd_8ns_16s_24s_25_4_1_U66 mac_muladd_8ns_16s_25s_26_4_1_U82 mac_muladd_8ns_16s_25s_26_4_1_U82 mac_muladd_8ns_16s_26s_34_4_1_U98 mac_muladd_8ns_16s_26s_34_4_1_U98 mac_muladd_8ns_16s_34s_34_4_1_U114 mac_muladd_8ns_16s_34s_34_4_1_U114 mac_muladd_8ns_16s_34s_34_4_1_U130 mac_muladd_8ns_16s_34s_34_4_1_U130 mac_muladd_8ns_16s_34s_34_4_1_U146 mac_muladd_8ns_16s_34s_34_4_1_U146 mac_muladd_8ns_16s_34s_34_4_1_U162 mac_muladd_8ns_16s_34s_34_4_1_U162 mac_muladd_8ns_16s_34s_34_4_1_U178 mac_muladd_8ns_16s_34s_34_4_1_U178 mac_muladd_8ns_16s_34s_34_4_1_U194 mac_muladd_8ns_16s_34s_34_4_1_U194 mac_muladd_8ns_16s_34s_34_4_1_U210 mac_muladd_8ns_16s_34s_34_4_1_U210 mac_muladd_8ns_16s_34s_34_4_1_U226 mac_muladd_8ns_16s_34s_34_4_1_U226 mac_muladd_8ns_16s_34s_34_4_1_U242 mac_muladd_8ns_16s_34s_34_4_1_U242 mac_muladd_8ns_16s_34s_34_4_1_U264 mac_muladd_8ns_16s_34s_34_4_1_U264 mac_muladd_8ns_16s_34s_34_4_1_U280 mac_muladd_8ns_16s_34s_34_4_1_U280 mac_muladd_16s_8ns_34s_34_4_1_U290 mac_muladd_16s_8ns_34s_34_4_1_U290 mul_mul_8ns_16s_24_4_1_U51 mac_muladd_8ns_16s_24s_25_4_1_U67 mac_muladd_8ns_16s_24s_25_4_1_U67 mac_muladd_8ns_16s_25s_26_4_1_U83 mac_muladd_8ns_16s_25s_26_4_1_U83 mac_muladd_8ns_16s_26s_34_4_1_U99 mac_muladd_8ns_16s_26s_34_4_1_U99 mac_muladd_8ns_16s_34s_34_4_1_U115 mac_muladd_8ns_16s_34s_34_4_1_U115 mac_muladd_8ns_16s_34s_34_4_1_U131 mac_muladd_8ns_16s_34s_34_4_1_U131 mac_muladd_8ns_16s_34s_34_4_1_U147 mac_muladd_8ns_16s_34s_34_4_1_U147 mac_muladd_8ns_16s_34s_34_4_1_U163 mac_muladd_8ns_16s_34s_34_4_1_U163 mac_muladd_8ns_16s_34s_34_4_1_U179 mac_muladd_8ns_16s_34s_34_4_1_U179 mac_muladd_8ns_16s_34s_34_4_1_U195 mac_muladd_8ns_16s_34s_34_4_1_U195 mac_muladd_8ns_16s_34s_34_4_1_U211 mac_muladd_8ns_16s_34s_34_4_1_U211 mac_muladd_8ns_16s_34s_34_4_1_U227 mac_muladd_8ns_16s_34s_34_4_1_U227 mac_muladd_8ns_16s_34s_34_4_1_U243 mac_muladd_8ns_16s_34s_34_4_1_U243 mac_muladd_8ns_16s_34s_34_4_1_U265 mac_muladd_8ns_16s_34s_34_4_1_U265 mac_muladd_8ns_16s_34s_34_4_1_U281 mac_muladd_8ns_16s_34s_34_4_1_U281 mac_muladd_16s_8ns_34s_34_4_1_U291 mac_muladd_16s_8ns_34s_34_4_1_U291 sub_ln1420_7_fu_8497_p2 add_ln813_22_fu_8519_p2 sub_ln1420_8_fu_8761_p2 add_ln813_23_fu_8810_p2 sub_ln1420_9_fu_8846_p2 add_ln813_24_fu_8898_p2 sub_ln1420_10_fu_8934_p2 add_ln813_25_fu_8986_p2 sub_ln1420_11_fu_9022_p2 add_ln813_26_fu_9074_p2 sub_ln1420_12_fu_9136_p2 add_ln813_27_fu_9165_p2 sub_ln1420_13_fu_9199_p2 add_ln813_28_fu_9230_p2 add_ln813_29_fu_9249_p2 add_ln69_fu_1224_p2 add_ln69_1_fu_1230_p2 add_ln67_1_fu_1236_p2 add_ln65_1_fu_1250_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>image_stream_i_U tmp_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>patch_embed_output_U0</InstName>
                                            <ModuleName>patch_embed_output</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>95</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100</InstName>
                                                    <ModuleName>patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>100</ID>
                                                    <BindInstances>patch_fu_280_p2 sub_ln813_fu_310_p2 add_ln147_fu_322_p2 add_ln147_1_fu_331_p2 patch_mid1_i_fu_359_p2 sub_ln813_46_fu_455_p2 add_ln813_fu_496_p2 add_ln813_27_fu_506_p2 add_ln813_28_fu_664_p2 add_ln813_29_fu_679_p2 add_ln813_30_fu_694_p2 add_ln813_31_fu_709_p2 add_ln813_32_fu_724_p2 add_ln813_33_fu_739_p2 add_ln813_34_fu_754_p2 add_ln813_35_fu_769_p2 add_ln149_fu_633_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_ln147_fu_155_p2 add_ln147_fu_165_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>patches31_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111</InstName>
                            <ModuleName>compute_patch_embed_Pipeline_ln184_for_block_dim</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>111</ID>
                            <BindInstances>add_ln184_fu_101_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_norms_fu_599</InstName>
                    <ModuleName>load_norms</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>599</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52</InstName>
                            <ModuleName>load_norms_Pipeline_ln16_for_block_dim_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <BindInstances>add_ln16_8_fu_256_p2 add_ln19_fu_281_p2 add_ln19_8_fu_578_p2 add_ln19_1_fu_342_p2 add_ln19_9_fu_609_p2 add_ln19_2_fu_376_p2 add_ln19_10_fu_640_p2 add_ln19_3_fu_410_p2 add_ln19_11_fu_671_p2 add_ln19_4_fu_444_p2 add_ln19_12_fu_702_p2 add_ln19_5_fu_478_p2 add_ln19_13_fu_733_p2 add_ln19_6_fu_512_p2 add_ln19_14_fu_764_p2 add_ln19_7_fu_546_p2 add_ln19_15_fu_795_p2 add_ln16_fu_307_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63</InstName>
                            <ModuleName>load_norms_Pipeline_ln28_for_block_dim_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>63</ID>
                            <BindInstances>add_ln28_1_fu_256_p2 add_ln31_fu_281_p2 add_ln31_8_fu_578_p2 add_ln31_1_fu_342_p2 add_ln31_9_fu_609_p2 add_ln31_2_fu_376_p2 add_ln31_10_fu_640_p2 add_ln31_3_fu_410_p2 add_ln31_11_fu_671_p2 add_ln31_4_fu_444_p2 add_ln31_12_fu_702_p2 add_ln31_5_fu_478_p2 add_ln31_13_fu_733_p2 add_ln31_6_fu_512_p2 add_ln31_14_fu_764_p2 add_ln31_7_fu_546_p2 add_ln31_15_fu_795_p2 add_ln28_fu_307_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74</InstName>
                            <ModuleName>load_norms_Pipeline_ln40_for_block_dim_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln40_1_fu_256_p2 add_ln43_fu_281_p2 add_ln43_8_fu_578_p2 add_ln43_1_fu_342_p2 add_ln43_9_fu_609_p2 add_ln43_2_fu_376_p2 add_ln43_10_fu_640_p2 add_ln43_3_fu_410_p2 add_ln43_11_fu_671_p2 add_ln43_4_fu_444_p2 add_ln43_12_fu_702_p2 add_ln43_5_fu_478_p2 add_ln43_13_fu_733_p2 add_ln43_6_fu_512_p2 add_ln43_14_fu_764_p2 add_ln43_7_fu_546_p2 add_ln43_15_fu_795_p2 add_ln40_fu_307_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84</InstName>
                            <ModuleName>load_norms_Pipeline_ln52_for_block_dim_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <BindInstances>add_ln52_1_fu_256_p2 add_ln55_fu_281_p2 add_ln55_8_fu_578_p2 add_ln55_1_fu_342_p2 add_ln55_9_fu_609_p2 add_ln55_2_fu_376_p2 add_ln55_10_fu_640_p2 add_ln55_3_fu_410_p2 add_ln55_11_fu_671_p2 add_ln55_4_fu_444_p2 add_ln55_12_fu_702_p2 add_ln55_5_fu_478_p2 add_ln55_13_fu_733_p2 add_ln55_6_fu_512_p2 add_ln55_14_fu_764_p2 add_ln55_7_fu_546_p2 add_ln55_15_fu_795_p2 add_ln52_fu_307_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_104_p2 empty_202_fu_110_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_norm_fu_611</InstName>
                    <ModuleName>compute_norm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>611</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_ln131_for_each_patch_U0</InstName>
                            <ModuleName>dataflow_in_loop_ln131_for_each_patch</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>80</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>layernorm_accumulate_U0</InstName>
                                    <ModuleName>layernorm_accumulate</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>sub_ln138_fu_369_p2 add_ln138_fu_379_p2 mul_32s_16ns_48_1_1_U378 mul_32s_26s_54_1_1_U379 mul_32s_16ns_48_1_1_U380 mul_32s_26s_54_1_1_U381 ret_V_fu_710_p2 mul_32s_16ns_48_1_1_U382 mul_32s_26s_54_1_1_U383 ret_V_240_fu_733_p2 mul_32s_16ns_48_1_1_U384 mul_32s_26s_54_1_1_U387 ret_V_241_fu_768_p2 mul_32s_16ns_48_1_1_U385 mul_32s_26s_54_1_1_U388 ret_V_242_fu_807_p2 mul_32s_16ns_48_1_1_U386 mul_32s_26s_54_1_1_U389 ret_V_243_fu_846_p2 mul_32s_16ns_48_1_1_U390 mul_32s_26s_54_1_1_U392 ret_V_244_fu_978_p2 mul_32s_16ns_48_1_1_U391 mul_32s_26s_54_1_1_U393 ret_V_245_fu_1014_p2 add_ln813_fu_677_p2 add_ln813_38_fu_687_p2 add_ln813_39_fu_697_p2 add_ln813_40_fu_911_p2 add_ln813_41_fu_921_p2 add_ln813_42_fu_931_p2 add_ln813_43_fu_941_p2 add_ln813_44_fu_1033_p2 add_ln813_45_fu_1039_p2 dim_block_fu_395_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>layernorm_output_U0</InstName>
                                    <ModuleName>layernorm_output</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>124</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_sqrt_fixed_32_10_s_fu_456</InstName>
                                            <ModuleName>sqrt_fixed_32_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>456</ID>
                                            <BindInstances>add_ln277_fu_340_p2 sub_ln277_fu_412_p2 sub_ln277_1_fu_494_p2 sub_ln277_2_fu_576_p2 sub_ln277_3_fu_642_p2 x_l_I_V_fu_748_p2 x_l_FH_V_44_fu_762_p2 x_l_I_V_85_fu_768_p2 x_l_I_V_14_fu_918_p2 x_l_FH_V_fu_932_p2 x_l_I_V_87_fu_937_p2 x_l_I_V_18_fu_1046_p2 x_l_FH_V_46_fu_1060_p2 x_l_I_V_89_fu_1066_p2 x_l_I_V_22_fu_1178_p2 x_l_FH_V_48_fu_1192_p2 x_l_I_V_91_fu_1198_p2 x_l_I_V_26_fu_1298_p2 x_l_FH_V_50_fu_1304_p2 x_l_I_V_93_fu_1325_p2 x_l_I_V_30_fu_1401_p2 x_l_FH_V_52_fu_1415_p2 x_l_I_V_33_fu_1494_p2 x_l_FH_V_54_fu_1508_p2 x_l_I_V_36_fu_1591_p2 x_l_FH_V_56_fu_1605_p2 x_l_I_V_39_fu_1692_p2 x_l_FH_V_58_fu_1682_p2 x_l_I_V_42_fu_1776_p2 x_l_FH_V_60_fu_1790_p2 x_l_I_V_45_fu_1873_p2 x_l_FH_V_62_fu_1887_p2 x_l_I_V_48_fu_1974_p2 x_l_I_V_51_fu_2139_p2 x_l_FL_V_fu_2156_p2 x_l_I_V_54_fu_2319_p2 x_l_FL_V_3_fu_2339_p2 x_l_I_V_57_fu_2510_p2 x_l_FL_V_5_fu_2530_p2 x_l_I_V_60_fu_2701_p2 x_l_FL_V_7_fu_2721_p2 x_l_I_V_63_fu_2883_p2 x_l_FL_V_9_fu_2901_p2 x_l_I_V_66_fu_3067_p2 x_l_FL_V_11_fu_3087_p2 x_l_I_V_69_fu_3258_p2 x_l_FL_V_13_fu_3278_p2 x_l_I_V_72_fu_3437_p2 x_l_FL_V_15_fu_3449_p2 x_l_I_V_75_fu_3632_p2 x_l_FL_V_17_fu_3652_p2 x_l_I_V_78_fu_3823_p2 x_l_FL_V_19_fu_3843_p2 res_FH_l_V_fu_4004_p2 res_FH_V_66_fu_4010_p2 res_I_V_8_fu_4024_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub_ln138_fu_726_p2 add_ln139_fu_735_p2 mul_32s_32s_54_1_1_U408 x_dim_V_40_fu_764_p2 mul_32s_54s_54_1_1_U410 mul_32s_16s_43_1_1_U418 x_dim_V_4_fu_1003_p2 x_dim_V_42_fu_789_p2 mul_32s_54s_54_1_1_U411 mul_32s_16s_43_1_1_U419 x_dim_V_9_fu_1042_p2 x_dim_V_44_fu_814_p2 mul_32s_54s_54_1_1_U412 mul_32s_16s_43_1_1_U420 x_dim_V_14_fu_1081_p2 x_dim_V_46_fu_839_p2 mul_32s_54s_54_1_1_U413 mul_32s_16s_43_1_1_U421 x_dim_V_19_fu_1120_p2 x_dim_V_48_fu_864_p2 mul_32s_54s_54_1_1_U414 mul_32s_16s_43_1_1_U422 x_dim_V_24_fu_1159_p2 x_dim_V_50_fu_889_p2 mul_32s_54s_54_1_1_U415 mul_32s_16s_43_1_1_U423 x_dim_V_29_fu_1198_p2 x_dim_V_52_fu_914_p2 mul_32s_54s_54_1_1_U416 mul_32s_16s_43_1_1_U424 x_dim_V_34_fu_1237_p2 x_dim_V_54_fu_939_p2 mul_32s_54s_54_1_1_U417 mul_32s_16s_43_1_1_U425 x_dim_V_39_fu_1276_p2 dim_base_fu_529_p2 dim_block_fu_535_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>x_patch_data_M_elems_V_U x_patch_data_M_elems_V_1_U x_patch_data_M_elems_V_2_U x_patch_data_M_elems_V_3_U x_patch_data_M_elems_V_4_U x_patch_data_M_elems_V_5_U x_patch_data_M_elems_V_6_U x_patch_data_M_elems_V_7_U mean_V_U mean_sq_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_linear_weights_fu_437</InstName>
                    <ModuleName>load_linear_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>437</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98</InstName>
                            <ModuleName>load_linear_weights_Pipeline_ln46_for_each_src_block</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <BindInstances>weights_cache_data_M_elems_V_0_U weights_cache_data_M_elems_V_1_U weights_cache_data_M_elems_V_2_U weights_cache_data_M_elems_V_3_U weights_cache_data_M_elems_V_4_U weights_cache_data_M_elems_V_5_U weights_cache_data_M_elems_V_6_U weights_cache_data_M_elems_V_7_U weights_cache_data_M_elems_V_8_U weights_cache_data_M_elems_V_9_U weights_cache_data_M_elems_V_10_U weights_cache_data_M_elems_V_11_U weights_cache_data_M_elems_V_12_U weights_cache_data_M_elems_V_13_U weights_cache_data_M_elems_V_14_U weights_cache_data_M_elems_V_15_U weights_cache_data_M_elems_V_0_1_U weights_cache_data_M_elems_V_1_1_U weights_cache_data_M_elems_V_2_1_U weights_cache_data_M_elems_V_3_1_U weights_cache_data_M_elems_V_4_1_U weights_cache_data_M_elems_V_5_1_U weights_cache_data_M_elems_V_6_1_U weights_cache_data_M_elems_V_7_1_U weights_cache_data_M_elems_V_8_1_U weights_cache_data_M_elems_V_9_1_U weights_cache_data_M_elems_V_10_1_U weights_cache_data_M_elems_V_11_1_U weights_cache_data_M_elems_V_12_1_U weights_cache_data_M_elems_V_13_1_U weights_cache_data_M_elems_V_14_1_U weights_cache_data_M_elems_V_15_1_U weights_cache_data_M_elems_V_0_2_U weights_cache_data_M_elems_V_1_2_U weights_cache_data_M_elems_V_2_2_U weights_cache_data_M_elems_V_3_2_U weights_cache_data_M_elems_V_4_2_U weights_cache_data_M_elems_V_5_2_U weights_cache_data_M_elems_V_6_2_U weights_cache_data_M_elems_V_7_2_U weights_cache_data_M_elems_V_8_2_U weights_cache_data_M_elems_V_9_2_U weights_cache_data_M_elems_V_10_2_U weights_cache_data_M_elems_V_11_2_U weights_cache_data_M_elems_V_12_2_U weights_cache_data_M_elems_V_13_2_U weights_cache_data_M_elems_V_14_2_U weights_cache_data_M_elems_V_15_2_U weights_cache_data_M_elems_V_0_3_U weights_cache_data_M_elems_V_1_3_U weights_cache_data_M_elems_V_2_3_U weights_cache_data_M_elems_V_3_3_U weights_cache_data_M_elems_V_4_3_U weights_cache_data_M_elems_V_5_3_U weights_cache_data_M_elems_V_6_3_U weights_cache_data_M_elems_V_7_3_U weights_cache_data_M_elems_V_8_3_U weights_cache_data_M_elems_V_9_3_U weights_cache_data_M_elems_V_10_3_U weights_cache_data_M_elems_V_11_3_U weights_cache_data_M_elems_V_12_3_U weights_cache_data_M_elems_V_13_3_U weights_cache_data_M_elems_V_14_3_U weights_cache_data_M_elems_V_15_3_U weights_cache_data_M_elems_V_0_4_U weights_cache_data_M_elems_V_1_4_U weights_cache_data_M_elems_V_2_4_U weights_cache_data_M_elems_V_3_4_U weights_cache_data_M_elems_V_4_4_U weights_cache_data_M_elems_V_5_4_U weights_cache_data_M_elems_V_6_4_U weights_cache_data_M_elems_V_7_4_U weights_cache_data_M_elems_V_8_4_U weights_cache_data_M_elems_V_9_4_U weights_cache_data_M_elems_V_10_4_U weights_cache_data_M_elems_V_11_4_U weights_cache_data_M_elems_V_12_4_U weights_cache_data_M_elems_V_13_4_U weights_cache_data_M_elems_V_14_4_U weights_cache_data_M_elems_V_15_4_U weights_cache_data_M_elems_V_0_5_U weights_cache_data_M_elems_V_1_5_U weights_cache_data_M_elems_V_2_5_U weights_cache_data_M_elems_V_3_5_U weights_cache_data_M_elems_V_4_5_U weights_cache_data_M_elems_V_5_5_U weights_cache_data_M_elems_V_6_5_U weights_cache_data_M_elems_V_7_5_U weights_cache_data_M_elems_V_8_5_U weights_cache_data_M_elems_V_9_5_U weights_cache_data_M_elems_V_10_5_U weights_cache_data_M_elems_V_11_5_U weights_cache_data_M_elems_V_12_5_U weights_cache_data_M_elems_V_13_5_U weights_cache_data_M_elems_V_14_5_U weights_cache_data_M_elems_V_15_5_U weights_cache_data_M_elems_V_0_6_U weights_cache_data_M_elems_V_1_6_U weights_cache_data_M_elems_V_2_6_U weights_cache_data_M_elems_V_3_6_U weights_cache_data_M_elems_V_4_6_U weights_cache_data_M_elems_V_5_6_U weights_cache_data_M_elems_V_6_6_U weights_cache_data_M_elems_V_7_6_U weights_cache_data_M_elems_V_8_6_U weights_cache_data_M_elems_V_9_6_U weights_cache_data_M_elems_V_10_6_U weights_cache_data_M_elems_V_11_6_U weights_cache_data_M_elems_V_12_6_U weights_cache_data_M_elems_V_13_6_U weights_cache_data_M_elems_V_14_6_U weights_cache_data_M_elems_V_15_6_U weights_cache_data_M_elems_V_0_7_U weights_cache_data_M_elems_V_1_7_U weights_cache_data_M_elems_V_2_7_U weights_cache_data_M_elems_V_3_7_U weights_cache_data_M_elems_V_4_7_U weights_cache_data_M_elems_V_5_7_U weights_cache_data_M_elems_V_6_7_U weights_cache_data_M_elems_V_7_7_U weights_cache_data_M_elems_V_8_7_U weights_cache_data_M_elems_V_9_7_U weights_cache_data_M_elems_V_10_7_U weights_cache_data_M_elems_V_11_7_U weights_cache_data_M_elems_V_12_7_U weights_cache_data_M_elems_V_13_7_U weights_cache_data_M_elems_V_14_7_U weights_cache_data_M_elems_V_15_7_U weights_cache_data_M_elems_V_0_8_U weights_cache_data_M_elems_V_1_8_U weights_cache_data_M_elems_V_2_8_U weights_cache_data_M_elems_V_3_8_U weights_cache_data_M_elems_V_4_8_U weights_cache_data_M_elems_V_5_8_U weights_cache_data_M_elems_V_6_8_U weights_cache_data_M_elems_V_7_8_U weights_cache_data_M_elems_V_8_8_U weights_cache_data_M_elems_V_9_8_U weights_cache_data_M_elems_V_10_8_U weights_cache_data_M_elems_V_11_8_U weights_cache_data_M_elems_V_12_8_U weights_cache_data_M_elems_V_13_8_U weights_cache_data_M_elems_V_14_8_U weights_cache_data_M_elems_V_15_8_U weights_cache_data_M_elems_V_0_9_U weights_cache_data_M_elems_V_1_9_U weights_cache_data_M_elems_V_2_9_U weights_cache_data_M_elems_V_3_9_U weights_cache_data_M_elems_V_4_9_U weights_cache_data_M_elems_V_5_9_U weights_cache_data_M_elems_V_6_9_U weights_cache_data_M_elems_V_7_9_U weights_cache_data_M_elems_V_8_9_U weights_cache_data_M_elems_V_9_9_U weights_cache_data_M_elems_V_10_9_U weights_cache_data_M_elems_V_11_9_U weights_cache_data_M_elems_V_12_9_U weights_cache_data_M_elems_V_13_9_U weights_cache_data_M_elems_V_14_9_U weights_cache_data_M_elems_V_15_9_U weights_cache_data_M_elems_V_0_10_U weights_cache_data_M_elems_V_1_10_U weights_cache_data_M_elems_V_2_10_U weights_cache_data_M_elems_V_3_10_U weights_cache_data_M_elems_V_4_10_U weights_cache_data_M_elems_V_5_10_U weights_cache_data_M_elems_V_6_10_U weights_cache_data_M_elems_V_7_10_U weights_cache_data_M_elems_V_8_10_U weights_cache_data_M_elems_V_9_10_U weights_cache_data_M_elems_V_10_10_U weights_cache_data_M_elems_V_11_10_U weights_cache_data_M_elems_V_12_10_U weights_cache_data_M_elems_V_13_10_U weights_cache_data_M_elems_V_14_10_U weights_cache_data_M_elems_V_15_10_U weights_cache_data_M_elems_V_0_11_U weights_cache_data_M_elems_V_1_11_U weights_cache_data_M_elems_V_2_11_U weights_cache_data_M_elems_V_3_11_U weights_cache_data_M_elems_V_4_11_U weights_cache_data_M_elems_V_5_11_U weights_cache_data_M_elems_V_6_11_U weights_cache_data_M_elems_V_7_11_U weights_cache_data_M_elems_V_8_11_U weights_cache_data_M_elems_V_9_11_U weights_cache_data_M_elems_V_10_11_U weights_cache_data_M_elems_V_11_11_U weights_cache_data_M_elems_V_12_11_U weights_cache_data_M_elems_V_13_11_U weights_cache_data_M_elems_V_14_11_U weights_cache_data_M_elems_V_15_11_U weights_cache_data_M_elems_V_0_12_U weights_cache_data_M_elems_V_1_12_U weights_cache_data_M_elems_V_2_12_U weights_cache_data_M_elems_V_3_12_U weights_cache_data_M_elems_V_4_12_U weights_cache_data_M_elems_V_5_12_U weights_cache_data_M_elems_V_6_12_U weights_cache_data_M_elems_V_7_12_U weights_cache_data_M_elems_V_8_12_U weights_cache_data_M_elems_V_9_12_U weights_cache_data_M_elems_V_10_12_U weights_cache_data_M_elems_V_11_12_U weights_cache_data_M_elems_V_12_12_U weights_cache_data_M_elems_V_13_12_U weights_cache_data_M_elems_V_14_12_U weights_cache_data_M_elems_V_15_12_U weights_cache_data_M_elems_V_0_13_U weights_cache_data_M_elems_V_1_13_U weights_cache_data_M_elems_V_2_13_U weights_cache_data_M_elems_V_3_13_U weights_cache_data_M_elems_V_4_13_U weights_cache_data_M_elems_V_5_13_U weights_cache_data_M_elems_V_6_13_U weights_cache_data_M_elems_V_7_13_U weights_cache_data_M_elems_V_8_13_U weights_cache_data_M_elems_V_9_13_U weights_cache_data_M_elems_V_10_13_U weights_cache_data_M_elems_V_11_13_U weights_cache_data_M_elems_V_12_13_U weights_cache_data_M_elems_V_13_13_U weights_cache_data_M_elems_V_14_13_U weights_cache_data_M_elems_V_15_13_U weights_cache_data_M_elems_V_0_14_U weights_cache_data_M_elems_V_1_14_U weights_cache_data_M_elems_V_2_14_U weights_cache_data_M_elems_V_3_14_U weights_cache_data_M_elems_V_4_14_U weights_cache_data_M_elems_V_5_14_U weights_cache_data_M_elems_V_6_14_U weights_cache_data_M_elems_V_7_14_U weights_cache_data_M_elems_V_8_14_U weights_cache_data_M_elems_V_9_14_U weights_cache_data_M_elems_V_10_14_U weights_cache_data_M_elems_V_11_14_U weights_cache_data_M_elems_V_12_14_U weights_cache_data_M_elems_V_13_14_U weights_cache_data_M_elems_V_14_14_U weights_cache_data_M_elems_V_15_14_U weights_cache_data_M_elems_V_0_15_U weights_cache_data_M_elems_V_1_15_U weights_cache_data_M_elems_V_2_15_U weights_cache_data_M_elems_V_3_15_U weights_cache_data_M_elems_V_4_15_U weights_cache_data_M_elems_V_5_15_U weights_cache_data_M_elems_V_6_15_U weights_cache_data_M_elems_V_7_15_U weights_cache_data_M_elems_V_8_15_U weights_cache_data_M_elems_V_9_15_U weights_cache_data_M_elems_V_10_15_U weights_cache_data_M_elems_V_11_15_U weights_cache_data_M_elems_V_12_15_U weights_cache_data_M_elems_V_13_15_U weights_cache_data_M_elems_V_14_15_U weights_cache_data_M_elems_V_15_15_U add_ln46_fu_4723_p2 empty_fu_4747_p2 add_ln51_fu_4757_p2 add_ln53_fu_4831_p2 add_ln58_fu_5070_p2 add_ln62_fu_4777_p2 add_ln65_fu_4854_p2 add_ln65_1_fu_4897_p2 add_ln65_2_fu_4922_p2 add_ln65_3_fu_4947_p2 add_ln65_4_fu_4972_p2 add_ln65_5_fu_4997_p2 add_ln65_6_fu_5022_p2 add_ln65_7_fu_5047_p2 add_ln65_8_fu_5138_p2 add_ln65_9_fu_5192_p2 add_ln65_10_fu_5241_p2 add_ln65_11_fu_5290_p2 add_ln65_12_fu_5339_p2 add_ln65_13_fu_5388_p2 add_ln65_14_fu_5403_p2 next_dst_block_fu_5681_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln70_fu_139_p2 last_src_col_block_fu_159_p2 mul_mul_6ns_10ns_16_4_1_U487 last_src_row_fu_165_p2 add_ln46_fu_175_p2 add_ln46_1_fu_181_p2 add_ln46_2_fu_187_p2 add_ln46_3_fu_193_p2 add_ln46_4_fu_199_p2 add_ln46_5_fu_205_p2 add_ln46_6_fu_211_p2 add_ln46_7_fu_223_p2 add_ln46_8_fu_229_p2 add_ln46_9_fu_235_p2 add_ln46_10_fu_241_p2 add_ln46_11_fu_247_p2 add_ln46_12_fu_253_p2 add_ln46_13_fu_259_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629</InstName>
                    <ModuleName>load_linear_bias_ap_fixed_16_7_5_3_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>629</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68</InstName>
                            <ModuleName>load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>add_ln142_fu_515_p2 add_ln137_fu_533_p2 add_ln137_1_fu_573_p2 add_ln137_2_fu_607_p2 add_ln137_3_fu_641_p2 add_ln137_4_fu_675_p2 add_ln137_5_fu_709_p2 add_ln137_6_fu_743_p2 add_ln137_7_fu_777_p2 add_ln137_8_fu_811_p2 add_ln137_9_fu_849_p2 add_ln137_10_fu_891_p2 add_ln137_11_fu_933_p2 add_ln137_12_fu_975_p2 add_ln137_13_fu_1017_p2 add_ln137_14_fu_1059_p2 add_ln137_15_fu_1101_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln130_fu_98_p2 add_ln130_1_fu_104_p2 add_ln130_2_fu_110_p2 add_ln130_3_fu_116_p2 add_ln130_4_fu_122_p2 add_ln130_5_fu_128_p2 add_ln130_6_fu_134_p2 add_ln130_7_fu_146_p2 add_ln130_8_fu_152_p2 add_ln130_9_fu_158_p2 add_ln130_10_fu_164_p2 add_ln130_11_fu_170_p2 add_ln130_12_fu_176_p2 add_ln130_13_fu_182_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_linear_fu_486</InstName>
                    <ModuleName>compute_linear</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>486</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_in_stream_direct_U0</InstName>
                            <ModuleName>read_in_stream_direct</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>126</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74</InstName>
                                    <ModuleName>read_in_stream_direct_Pipeline_ln181_for_each_i</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>add_ln181_fu_207_p2 add_ln186_fu_233_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln70_fu_88_p2 iters_fu_120_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_linear_on_stream_U0</InstName>
                            <ModuleName>compute_linear_on_stream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90</InstName>
                                    <ModuleName>compute_linear_on_stream_Pipeline_ln290_for_each_i</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1869</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1869</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1877</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1877</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1885</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1885</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1893</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1893</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1901</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1901</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1909</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1909</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1917</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1917</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1925</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1925</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1933</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1933</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1941</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1941</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1949</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1949</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1957</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1957</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1965</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1965</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1973</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1973</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1981</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1981</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_gelu_fu_1989</InstName>
                                            <ModuleName>gelu</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1989</ID>
                                            <BindInstances>x_abs_V_fu_103_p2 ret_V_fu_165_p2 ret_V_247_fu_192_p2 ret_V_248_fu_211_p2 mul_22ns_21s_43_1_1_U526 ret_V_249_fu_246_p2 sub_ln813_fu_268_p2 GELU_DELTA_TABLE_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>in_blocks_data_M_elems_V_0_U in_blocks_data_M_elems_V_1_U in_blocks_data_M_elems_V_2_U in_blocks_data_M_elems_V_3_U in_blocks_data_M_elems_V_4_U in_blocks_data_M_elems_V_5_U in_blocks_data_M_elems_V_6_U in_blocks_data_M_elems_V_7_U in_blocks_data_M_elems_V_8_U in_blocks_data_M_elems_V_9_U in_blocks_data_M_elems_V_10_U in_blocks_data_M_elems_V_11_U in_blocks_data_M_elems_V_12_U in_blocks_data_M_elems_V_13_U in_blocks_data_M_elems_V_14_U in_blocks_data_M_elems_V_15_U i_4_fu_2036_p2 add_ln295_fu_2053_p2 add_ln297_fu_2072_p2 add_ln299_fu_2086_p2 mul_32s_16s_46_1_1_U530 mul_32s_16s_46_1_1_U531 mul_32s_16s_46_1_1_U532 mul_32s_16s_46_1_1_U533 mul_32s_16s_46_1_1_U534 mul_32s_16s_46_1_1_U535 mul_32s_16s_46_1_1_U536 mul_32s_16s_46_1_1_U537 mul_32s_16s_46_1_1_U538 mul_32s_16s_46_1_1_U539 mul_32s_16s_46_1_1_U540 mul_32s_16s_46_1_1_U541 mul_32s_16s_46_1_1_U542 mul_32s_16s_46_1_1_U543 mul_32s_16s_46_1_1_U544 mul_32s_16s_46_1_1_U545 mul_32s_16s_46_1_1_U546 mul_32s_16s_46_1_1_U547 mul_32s_16s_46_1_1_U548 mul_32s_16s_46_1_1_U549 mul_32s_16s_46_1_1_U550 mul_32s_16s_46_1_1_U551 mul_32s_16s_46_1_1_U552 mul_32s_16s_46_1_1_U553 mul_32s_16s_46_1_1_U554 mul_32s_16s_46_1_1_U555 mul_32s_16s_46_1_1_U556 mul_32s_16s_46_1_1_U557 mul_32s_16s_46_1_1_U558 mul_32s_16s_46_1_1_U559 mul_32s_16s_46_1_1_U560 mul_32s_16s_46_1_1_U561 mul_32s_16s_46_1_1_U562 mul_32s_16s_46_1_1_U563 mul_32s_16s_46_1_1_U564 mul_32s_16s_46_1_1_U565 mul_32s_16s_46_1_1_U566 mul_32s_16s_46_1_1_U567 mul_32s_16s_46_1_1_U568 mul_32s_16s_46_1_1_U569 mul_32s_16s_46_1_1_U570 mul_32s_16s_46_1_1_U571 mul_32s_16s_46_1_1_U572 mul_32s_16s_46_1_1_U573 mul_32s_16s_46_1_1_U574 mul_32s_16s_46_1_1_U575 mul_32s_16s_46_1_1_U576 mul_32s_16s_46_1_1_U577 mul_32s_16s_46_1_1_U578 mul_32s_16s_46_1_1_U579 mul_32s_16s_46_1_1_U580 mul_32s_16s_46_1_1_U581 mul_32s_16s_46_1_1_U582 mul_32s_16s_46_1_1_U583 mul_32s_16s_46_1_1_U584 mul_32s_16s_46_1_1_U585 mul_32s_16s_46_1_1_U586 mul_32s_16s_46_1_1_U587 mul_32s_16s_46_1_1_U588 mul_32s_16s_46_1_1_U589 mul_32s_16s_46_1_1_U590 mul_32s_16s_46_1_1_U591 mul_32s_16s_46_1_1_U592 mul_32s_16s_46_1_1_U593 mul_32s_16s_46_1_1_U594 mul_32s_16s_46_1_1_U595 mul_32s_16s_46_1_1_U596 mul_32s_16s_46_1_1_U597 mul_32s_16s_46_1_1_U598 mul_32s_16s_46_1_1_U599 mul_32s_16s_46_1_1_U600 mul_32s_16s_46_1_1_U601 mul_32s_16s_46_1_1_U602 mul_32s_16s_46_1_1_U603 mul_32s_16s_46_1_1_U604 mul_32s_16s_46_1_1_U605 mul_32s_16s_46_1_1_U606 mul_32s_16s_46_1_1_U607 mul_32s_16s_46_1_1_U608 mul_32s_16s_46_1_1_U609 mul_32s_16s_46_1_1_U610 mul_32s_16s_46_1_1_U611 mul_32s_16s_46_1_1_U612 mul_32s_16s_46_1_1_U613 mul_32s_16s_46_1_1_U614 mul_32s_16s_46_1_1_U615 mul_32s_16s_46_1_1_U616 mul_32s_16s_46_1_1_U617 mul_32s_16s_46_1_1_U618 mul_32s_16s_46_1_1_U619 mul_32s_16s_46_1_1_U620 mul_32s_16s_46_1_1_U621 mul_32s_16s_46_1_1_U622 mul_32s_16s_46_1_1_U623 mul_32s_16s_46_1_1_U624 mul_32s_16s_46_1_1_U625 mul_32s_16s_46_1_1_U626 mul_32s_16s_46_1_1_U627 mul_32s_16s_46_1_1_U628 mul_32s_16s_46_1_1_U629 mul_32s_16s_46_1_1_U630 mul_32s_16s_46_1_1_U631 mul_32s_16s_46_1_1_U632 mul_32s_16s_46_1_1_U633 mul_32s_16s_46_1_1_U634 mul_32s_16s_46_1_1_U635 mul_32s_16s_46_1_1_U636 mul_32s_16s_46_1_1_U637 mul_32s_16s_46_1_1_U638 mul_32s_16s_46_1_1_U639 mul_32s_16s_46_1_1_U640 mul_32s_16s_46_1_1_U641 mul_32s_16s_46_1_1_U642 mul_32s_16s_46_1_1_U643 mul_32s_16s_46_1_1_U644 mul_32s_16s_46_1_1_U645 mul_32s_16s_46_1_1_U646 mul_32s_16s_46_1_1_U647 mul_32s_16s_46_1_1_U648 mul_32s_16s_46_1_1_U649 mul_32s_16s_46_1_1_U650 mul_32s_16s_46_1_1_U651 mul_32s_16s_46_1_1_U652 mul_32s_16s_46_1_1_U653 mul_32s_16s_46_1_1_U654 mul_32s_16s_46_1_1_U655 mul_32s_16s_46_1_1_U656 mul_32s_16s_46_1_1_U657 mul_32s_16s_46_1_1_U658 mul_32s_16s_46_1_1_U659 mul_32s_16s_46_1_1_U660 mul_32s_16s_46_1_1_U661 mul_32s_16s_46_1_1_U662 mul_32s_16s_46_1_1_U663 mul_32s_16s_46_1_1_U664 mul_32s_16s_46_1_1_U665 mul_32s_16s_46_1_1_U666 mul_32s_16s_46_1_1_U667 mul_32s_16s_46_1_1_U668 mul_32s_16s_46_1_1_U669 mul_32s_16s_46_1_1_U670 mul_32s_16s_46_1_1_U671 mul_32s_16s_46_1_1_U672 mul_32s_16s_46_1_1_U673 mul_32s_16s_46_1_1_U674 mul_32s_16s_46_1_1_U675 mul_32s_16s_46_1_1_U676 mul_32s_16s_46_1_1_U677 mul_32s_16s_46_1_1_U678 mul_32s_16s_46_1_1_U679 mul_32s_16s_46_1_1_U680 mul_32s_16s_46_1_1_U681 mul_32s_16s_46_1_1_U682 mul_32s_16s_46_1_1_U683 mul_32s_16s_46_1_1_U684 mul_32s_16s_46_1_1_U685 mul_32s_16s_46_1_1_U686 mul_32s_16s_46_1_1_U687 mul_32s_16s_46_1_1_U688 mul_32s_16s_46_1_1_U689 mul_32s_16s_46_1_1_U690 mul_32s_16s_46_1_1_U691 mul_32s_16s_46_1_1_U692 mul_32s_16s_46_1_1_U693 mul_32s_16s_46_1_1_U694 mul_32s_16s_46_1_1_U695 mul_32s_16s_46_1_1_U696 mul_32s_16s_46_1_1_U697 mul_32s_16s_46_1_1_U698 mul_32s_16s_46_1_1_U699 mul_32s_16s_46_1_1_U700 mul_32s_16s_46_1_1_U701 mul_32s_16s_46_1_1_U702 mul_32s_16s_46_1_1_U703 mul_32s_16s_46_1_1_U704 mul_32s_16s_46_1_1_U705 mul_32s_16s_46_1_1_U706 mul_32s_16s_46_1_1_U707 mul_32s_16s_46_1_1_U708 mul_32s_16s_46_1_1_U709 mul_32s_16s_46_1_1_U710 mul_32s_16s_46_1_1_U711 mul_32s_16s_46_1_1_U712 mul_32s_16s_46_1_1_U713 mul_32s_16s_46_1_1_U714 mul_32s_16s_46_1_1_U715 mul_32s_16s_46_1_1_U716 mul_32s_16s_46_1_1_U717 mul_32s_16s_46_1_1_U718 mul_32s_16s_46_1_1_U719 mul_32s_16s_46_1_1_U720 mul_32s_16s_46_1_1_U721 mul_32s_16s_46_1_1_U722 mul_32s_16s_46_1_1_U723 mul_32s_16s_46_1_1_U724 mul_32s_16s_46_1_1_U725 mul_32s_16s_46_1_1_U726 mul_32s_16s_46_1_1_U727 mul_32s_16s_46_1_1_U728 mul_32s_16s_46_1_1_U729 mul_32s_16s_46_1_1_U730 mul_32s_16s_46_1_1_U731 mul_32s_16s_46_1_1_U732 mul_32s_16s_46_1_1_U733 mul_32s_16s_46_1_1_U734 mul_32s_16s_46_1_1_U735 mul_32s_16s_46_1_1_U736 mul_32s_16s_46_1_1_U737 mul_32s_16s_46_1_1_U738 mul_32s_16s_46_1_1_U739 mul_32s_16s_46_1_1_U740 mul_32s_16s_46_1_1_U741 mul_32s_16s_46_1_1_U742 mul_32s_16s_46_1_1_U743 mul_32s_16s_46_1_1_U744 mul_32s_16s_46_1_1_U745 mul_32s_16s_46_1_1_U746 mul_32s_16s_46_1_1_U747 mul_32s_16s_46_1_1_U748 mul_32s_16s_46_1_1_U749 mul_32s_16s_46_1_1_U750 mul_32s_16s_46_1_1_U751 mul_32s_16s_46_1_1_U752 mul_32s_16s_46_1_1_U753 mul_32s_16s_46_1_1_U754 mul_32s_16s_46_1_1_U755 mul_32s_16s_46_1_1_U756 mul_32s_16s_46_1_1_U757 mul_32s_16s_46_1_1_U758 mul_32s_16s_46_1_1_U759 mul_32s_16s_46_1_1_U760 mul_32s_16s_46_1_1_U761 mul_32s_16s_46_1_1_U762 mul_32s_16s_46_1_1_U763 mul_32s_16s_46_1_1_U764 mul_32s_16s_46_1_1_U765 mul_32s_16s_46_1_1_U766 mul_32s_16s_46_1_1_U767 mul_32s_16s_46_1_1_U768 mul_32s_16s_46_1_1_U769 mul_32s_16s_46_1_1_U770 mul_32s_16s_46_1_1_U771 mul_32s_16s_46_1_1_U772 mul_32s_16s_46_1_1_U773 mul_32s_16s_46_1_1_U774 mul_32s_16s_46_1_1_U775 mul_32s_16s_46_1_1_U776 mul_32s_16s_46_1_1_U777 mul_32s_16s_46_1_1_U778 mul_32s_16s_46_1_1_U779 mul_32s_16s_46_1_1_U780 mul_32s_16s_46_1_1_U781 mul_32s_16s_46_1_1_U782 mul_32s_16s_46_1_1_U783 mul_32s_16s_46_1_1_U784 mul_32s_16s_46_1_1_U785 add_ln813_49_fu_10307_p2 add_ln813_52_fu_10325_p2 add_ln813_55_fu_10343_p2 add_ln813_56_fu_10349_p2 add_ln813_65_fu_10403_p2 add_ln813_68_fu_10421_p2 add_ln813_71_fu_10439_p2 add_ln813_72_fu_10445_p2 add_ln813_81_fu_10499_p2 add_ln813_84_fu_10517_p2 add_ln813_87_fu_10535_p2 add_ln813_88_fu_10541_p2 add_ln813_97_fu_10595_p2 add_ln813_100_fu_10613_p2 add_ln813_103_fu_10631_p2 add_ln813_104_fu_10637_p2 add_ln813_113_fu_10691_p2 add_ln813_116_fu_10709_p2 add_ln813_119_fu_10727_p2 add_ln813_120_fu_10733_p2 add_ln813_129_fu_10787_p2 add_ln813_132_fu_10805_p2 add_ln813_135_fu_10823_p2 add_ln813_136_fu_10829_p2 add_ln813_145_fu_10883_p2 add_ln813_148_fu_10901_p2 add_ln813_151_fu_10919_p2 add_ln813_152_fu_10925_p2 add_ln813_161_fu_10979_p2 add_ln813_164_fu_10997_p2 add_ln813_167_fu_11015_p2 add_ln813_168_fu_11021_p2 add_ln813_177_fu_11075_p2 add_ln813_180_fu_11093_p2 add_ln813_183_fu_11111_p2 add_ln813_184_fu_11117_p2 add_ln813_193_fu_11171_p2 add_ln813_196_fu_11189_p2 add_ln813_199_fu_11207_p2 add_ln813_200_fu_11213_p2 add_ln813_209_fu_11267_p2 add_ln813_212_fu_11285_p2 add_ln813_215_fu_11303_p2 add_ln813_216_fu_11309_p2 add_ln813_225_fu_11363_p2 add_ln813_228_fu_11381_p2 add_ln813_231_fu_11399_p2 add_ln813_232_fu_11405_p2 add_ln813_241_fu_11459_p2 add_ln813_244_fu_11477_p2 add_ln813_247_fu_11495_p2 add_ln813_248_fu_11501_p2 add_ln813_257_fu_11555_p2 add_ln813_260_fu_11573_p2 add_ln813_263_fu_11591_p2 add_ln813_264_fu_11597_p2 add_ln813_273_fu_11651_p2 add_ln813_276_fu_11669_p2 add_ln813_279_fu_11687_p2 add_ln813_280_fu_11693_p2 add_ln813_289_fu_11747_p2 add_ln813_292_fu_11765_p2 add_ln813_295_fu_11783_p2 add_ln813_296_fu_11789_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln70_fu_116_p2 add_ln70_1_fu_132_p2 last_in_dim_iter_fu_154_p2 mul_7ns_7ns_14_1_1_U796 last_total_dim_iter_fu_174_p2 iters_fu_189_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc24_U0</InstName>
                            <ModuleName>entry_proc24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                        </Instance>
                        <Instance>
                            <InstName>write_out_stream_direct_U0</InstName>
                            <ModuleName>write_out_stream_direct</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>160</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85</InstName>
                                    <ModuleName>write_out_stream_direct_Pipeline_ln231_for_each_i</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>85</ID>
                                    <BindInstances>add_ln231_fu_245_p2 add_ln236_fu_257_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln70_fu_99_p2 iters_fu_131_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_dim_offset_c_U dst_c_U in_stream_U out_stream_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_q_matmul_k_fu_639</InstName>
                    <ModuleName>compute_q_matmul_k</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>639</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_x_U0</InstName>
                            <ModuleName>read_x</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55</InstName>
                                    <ModuleName>read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>55</ID>
                                    <BindInstances>add_ln18_fu_90_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>read_k_v_U0</InstName>
                            <ModuleName>read_k_v</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln37_fu_186_p2 add_ln41_fu_246_p2 add_ln39_fu_266_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_q_matmul_k_5_U0</InstName>
                            <ModuleName>compute_q_matmul_k_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <BindInstances>q_blocks_data_M_elems_V_0_U q_blocks_data_M_elems_V_1_U q_blocks_data_M_elems_V_2_U q_blocks_data_M_elems_V_3_U q_blocks_data_M_elems_V_4_U q_blocks_data_M_elems_V_5_U q_blocks_data_M_elems_V_6_U q_blocks_data_M_elems_V_7_U q_blocks_data_M_elems_V_0_1_U q_blocks_data_M_elems_V_1_1_U q_blocks_data_M_elems_V_2_1_U q_blocks_data_M_elems_V_3_1_U q_blocks_data_M_elems_V_4_1_U q_blocks_data_M_elems_V_5_1_U q_blocks_data_M_elems_V_6_1_U q_blocks_data_M_elems_V_7_1_U q_blocks_data_M_elems_V_0_2_U q_blocks_data_M_elems_V_1_2_U q_blocks_data_M_elems_V_2_2_U q_blocks_data_M_elems_V_3_2_U q_blocks_data_M_elems_V_4_2_U q_blocks_data_M_elems_V_5_2_U q_blocks_data_M_elems_V_6_2_U q_blocks_data_M_elems_V_7_2_U q_blocks_data_M_elems_V_0_3_U q_blocks_data_M_elems_V_1_3_U q_blocks_data_M_elems_V_2_3_U q_blocks_data_M_elems_V_3_3_U q_blocks_data_M_elems_V_4_3_U q_blocks_data_M_elems_V_5_3_U q_blocks_data_M_elems_V_6_3_U q_blocks_data_M_elems_V_7_3_U empty_fu_1154_p2 add_ln75_1_fu_1194_p2 add_ln75_fu_1203_p2 add_ln77_fu_1279_p2 p_mid1_fu_1303_p2 mul_32s_32s_54_1_1_U850 mul_32s_32s_54_1_1_U851 ret_V_fu_1676_p2 mul_32s_32s_54_1_1_U852 ret_V_255_fu_1993_p2 mul_32s_32s_54_1_1_U853 ret_V_256_fu_2016_p2 mul_32s_32s_54_1_1_U854 ret_V_257_fu_2039_p2 mul_32s_32s_54_1_1_U870 ret_V_258_fu_2074_p2 mul_32s_32s_54_1_1_U871 ret_V_259_fu_2111_p2 mul_32s_32s_54_1_1_U872 ret_V_260_fu_2148_p2 mul_32s_20ns_52_1_1_U882 sub_ln1420_fu_2868_p2 attn_blocks_V_25_fu_2912_p2 mul_32s_32s_54_1_1_U855 mul_32s_32s_54_1_1_U856 ret_V_261_fu_1772_p2 mul_32s_32s_54_1_1_U857 ret_V_262_fu_2171_p2 mul_32s_32s_54_1_1_U858 ret_V_263_fu_2194_p2 mul_32s_32s_54_1_1_U859 ret_V_264_fu_2217_p2 mul_32s_32s_54_1_1_U873 ret_V_265_fu_2249_p2 mul_32s_32s_54_1_1_U874 ret_V_266_fu_2283_p2 mul_32s_32s_54_1_1_U875 ret_V_267_fu_2317_p2 mul_32s_20ns_52_1_1_U884 sub_ln1420_14_fu_2991_p2 attn_blocks_V_30_fu_3023_p2 mul_32s_32s_54_1_1_U860 mul_32s_32s_54_1_1_U861 ret_V_268_fu_1856_p2 mul_32s_32s_54_1_1_U862 ret_V_269_fu_2340_p2 mul_32s_32s_54_1_1_U863 ret_V_270_fu_2363_p2 mul_32s_32s_54_1_1_U864 ret_V_271_fu_2386_p2 mul_32s_32s_54_1_1_U876 ret_V_272_fu_2418_p2 mul_32s_32s_54_1_1_U877 ret_V_273_fu_2452_p2 mul_32s_32s_54_1_1_U878 ret_V_274_fu_2486_p2 mul_32s_20ns_52_1_1_U886 sub_ln1420_15_fu_3096_p2 attn_blocks_V_35_fu_3128_p2 mul_32s_32s_54_1_1_U865 mul_32s_32s_54_1_1_U866 ret_V_275_fu_1940_p2 mul_32s_32s_54_1_1_U867 ret_V_276_fu_2509_p2 mul_32s_32s_54_1_1_U868 ret_V_277_fu_2532_p2 mul_32s_32s_54_1_1_U869 ret_V_278_fu_2555_p2 mul_32s_32s_54_1_1_U879 ret_V_279_fu_2587_p2 mul_32s_32s_54_1_1_U880 ret_V_280_fu_2621_p2 mul_32s_32s_54_1_1_U881 ret_V_281_fu_2655_p2 mul_32s_20ns_52_1_1_U888 sub_ln1420_16_fu_3201_p2 attn_blocks_V_40_fu_3233_p2 add_ln79_fu_1365_p2 add_ln77_1_fu_1371_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>finalize_attn_U0</InstName>
                            <ModuleName>finalize_attn</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_320</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>320</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_337</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>337</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_354</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>354</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_recip_fixed_32_10_s_fu_371</InstName>
                                    <ModuleName>recip_fixed_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>371</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_recip_fixed_32_10_s_fu_376</InstName>
                                    <ModuleName>recip_fixed_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>376</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_recip_fixed_32_10_s_fu_381</InstName>
                                    <ModuleName>recip_fixed_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>381</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln163_fu_433_p2 q_patch_unadjusted_base_fu_587_p2 q_patch_unadjusted_block_2_fu_593_p2 add_ln165_fu_646_p2 ret_V_fu_766_p2 exp_arg_V_1_fu_784_p2 mul_31ns_32s_54_1_1_U925 curr_softmax_sum_V_2_fu_1404_p2 curr_softmax_sum_V_3_fu_1410_p2 ret_V_251_fu_903_p2 exp_arg_V_4_fu_921_p2 mul_31ns_32s_54_1_1_U926 curr_softmax_sum_V_7_fu_1476_p2 curr_softmax_sum_V_8_fu_1482_p2 ret_V_252_fu_1040_p2 exp_arg_V_7_fu_1058_p2 mul_31ns_32s_54_1_1_U927 curr_softmax_sum_V_12_fu_1548_p2 curr_softmax_sum_V_13_fu_1554_p2 add_ln220_fu_1093_p2 add_ln222_fu_1133_p2 add_ln167_fu_486_p2 q_patch_unadjusted_2_fu_1223_p2 add_ln165_1_fu_492_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                        </Instance>
                        <Instance>
                            <InstName>write_attn_U0</InstName>
                            <ModuleName>write_attn</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>208</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46</InstName>
                                    <ModuleName>write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln252_fu_225_p2 add_ln245_1_fu_237_p2 add_ln245_fu_249_p2 add_ln247_fu_315_p2 add_ln252_3_fu_347_p2 add_ln252_1_fu_429_p2 add_ln252_2_fu_500_p2 add_ln249_fu_444_p2 add_ln247_1_fu_450_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>write_attn_softmax_info_U0</InstName>
                            <ModuleName>write_attn_softmax_info</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>216</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66</InstName>
                                    <ModuleName>write_attn_softmax_info_Pipeline_ln277_for_each_q_patch</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln277_fu_90_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>attn_softmax_info_c_U attn_c_U q_stream_U k_stream_U qxk_stream_U attn_stream_U attn_softmax_info_stream_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_attn_matmul_v_fu_669</InstName>
                    <ModuleName>compute_attn_matmul_v</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>669</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_k_v_6_U0</InstName>
                            <ModuleName>read_k_v_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>add_ln37_fu_186_p2 add_ln41_fu_246_p2 add_ln39_fu_266_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>read_attn_U0</InstName>
                            <ModuleName>read_attn</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>149</ID>
                            <BindInstances>add_ln329_fu_213_p2 add_ln322_1_fu_225_p2 add_ln322_fu_237_p2 add_ln324_fu_303_p2 add_ln329_3_fu_335_p2 add_ln329_1_fu_417_p2 add_ln329_2_fu_495_p2 add_ln326_fu_433_p2 add_ln324_1_fu_439_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>read_attn_softmax_info_U0</InstName>
                            <ModuleName>read_attn_softmax_info</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>158</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55</InstName>
                                    <ModuleName>read_attn_softmax_info_Pipeline_ln388_for_each_q_patch</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>55</ID>
                                    <BindInstances>add_ln388_fu_88_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>prepare_attn_U0</InstName>
                            <ModuleName>prepare_attn</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>167</ID>
                            <BindInstances>add_ln354_fu_204_p2 add_ln358_fu_261_p2 add_ln356_fu_267_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_attn_matmul_v_7_U0</InstName>
                            <ModuleName>compute_attn_matmul_v_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>173</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_385</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>385</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_402</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>402</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_419</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>419</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_436</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>436</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_453</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>453</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_470</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>470</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_487</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>487</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_504</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>504</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_521</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>521</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_538</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>538</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_555</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>555</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_32_10_s_fu_572</InstName>
                                    <ModuleName>exp_32_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>572</ID>
                                    <BindInstances>mac_muladd_3ns_4ns_9ns_10_4_1_U900 mac_muladd_3ns_4ns_9ns_10_4_1_U900 mul_44ns_42ns_86_1_1_U897 add_ln813_fu_583_p2 exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 ret_V_254_fu_616_p2 mul_50ns_48ns_98_1_1_U898 add_ln1347_fu_672_p2 ret_V_fu_681_p2 mul_50ns_50ns_100_1_1_U899 y_l_V_fu_736_p2 f_x_msb_4_h_table_V_U f_x_msb_4_l_table_V_U f_x_lsb_table_V_U f_x_msb_3_table_V_U f_x_msb_2_table_V_U exp_x_msb_1_table_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>acc_blocks_0_U acc_blocks_1_U acc_blocks_2_U acc_blocks_3_U empty_fu_648_p2 add_ln432_1_fu_730_p2 add_ln432_fu_739_p2 attn_patch_block_3_fu_745_p2 indvars_iv_next1136_fu_863_p2 p_mid1_fu_887_p2 grp_exp_32_10_s_fu_385_x mul_31ns_32s_54_1_1_U981 grp_exp_32_10_s_fu_402_x mul_31ns_32s_54_1_1_U982 grp_exp_32_10_s_fu_419_x mul_31ns_32s_54_1_1_U983 grp_exp_32_10_s_fu_436_x mul_31ns_32s_54_1_1_U984 grp_exp_32_10_s_fu_453_x mul_31ns_32s_54_1_1_U985 grp_exp_32_10_s_fu_470_x mul_31ns_32s_54_1_1_U986 grp_exp_32_10_s_fu_487_x mul_31ns_32s_54_1_1_U987 grp_exp_32_10_s_fu_504_x mul_31ns_32s_54_1_1_U988 grp_exp_32_10_s_fu_521_x mul_31ns_32s_54_1_1_U989 grp_exp_32_10_s_fu_538_x mul_31ns_32s_54_1_1_U990 grp_exp_32_10_s_fu_555_x mul_31ns_32s_54_1_1_U991 grp_exp_32_10_s_fu_572_x mul_31ns_32s_54_1_1_U992 mul_32s_32s_54_1_1_U994 mul_32s_32s_54_1_1_U995 mul_32s_32s_54_1_1_U996 mul_32s_32s_54_1_1_U997 mul_32s_32s_54_1_1_U998 mul_32s_32s_54_1_1_U999 mul_32s_32s_54_1_1_U1000 mul_32s_32s_54_1_1_U1001 add_ln813_fu_2189_p2 add_ln813_27_fu_2205_p2 add_ln813_28_fu_2221_p2 add_ln813_29_fu_2237_p2 add_ln813_30_fu_2253_p2 add_ln813_31_fu_2269_p2 add_ln813_32_fu_2285_p2 add_ln813_33_fu_2301_p2 mul_32s_32s_54_1_1_U1003 mul_32s_32s_54_1_1_U1004 mul_32s_32s_54_1_1_U1005 mul_32s_32s_54_1_1_U1006 mul_32s_32s_54_1_1_U1007 mul_32s_32s_54_1_1_U1008 mul_32s_32s_54_1_1_U1009 mul_32s_32s_54_1_1_U1010 add_ln813_34_fu_2577_p2 add_ln813_35_fu_2593_p2 add_ln813_36_fu_2609_p2 add_ln813_37_fu_2625_p2 add_ln813_38_fu_2641_p2 add_ln813_39_fu_2657_p2 add_ln813_40_fu_2673_p2 add_ln813_41_fu_2689_p2 mul_32s_32s_54_1_1_U1012 mul_32s_32s_54_1_1_U1013 mul_32s_32s_54_1_1_U1014 mul_32s_32s_54_1_1_U1015 mul_32s_32s_54_1_1_U1016 mul_32s_32s_54_1_1_U1017 mul_32s_32s_54_1_1_U1018 mul_32s_32s_54_1_1_U1019 add_ln813_42_fu_2965_p2 add_ln813_43_fu_2981_p2 add_ln813_44_fu_2997_p2 add_ln813_45_fu_3013_p2 add_ln813_46_fu_3029_p2 add_ln813_47_fu_3045_p2 add_ln813_48_fu_3061_p2 add_ln813_49_fu_3077_p2 mul_32s_32s_54_1_1_U1021 mul_32s_32s_54_1_1_U1022 mul_32s_32s_54_1_1_U1023 mul_32s_32s_54_1_1_U1024 mul_32s_32s_54_1_1_U1025 mul_32s_32s_54_1_1_U1026 mul_32s_32s_54_1_1_U1027 mul_32s_32s_54_1_1_U1028 add_ln813_50_fu_3353_p2 add_ln813_51_fu_3369_p2 add_ln813_52_fu_3385_p2 add_ln813_53_fu_3401_p2 add_ln813_54_fu_3417_p2 add_ln813_55_fu_3433_p2 add_ln813_56_fu_3449_p2 add_ln813_57_fu_3465_p2 add_ln436_fu_1003_p2 add_ln434_fu_1009_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc25_U0</InstName>
                            <ModuleName>entry_proc25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>193</ID>
                        </Instance>
                        <Instance>
                            <InstName>write_attn_matmul_v_U0</InstName>
                            <ModuleName>write_attn_matmul_v</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66</InstName>
                                    <ModuleName>write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln403_fu_92_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>attn_matmul_v_c_U attn_matmul_v_stream_U attn_stream_U qxk_out_stream_U attn_softmax_info_stream_U v_stream_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_add_fu_695</InstName>
                    <ModuleName>compute_add</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>695</ID>
                    <BindInstances>add_ln11_fu_230_p2 add_ln18_fu_248_p2 add_ln813_fu_264_p2 add_ln813_58_fu_411_p2 add_ln813_59_fu_426_p2 add_ln813_60_fu_441_p2 add_ln813_61_fu_456_p2 add_ln813_62_fu_471_p2 add_ln813_63_fu_486_p2 add_ln813_64_fu_501_p2 add_ln813_65_fu_516_p2 add_ln18_1_fu_280_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706</InstName>
                    <ModuleName>load_linear_bias_ap_fixed_16_5_5_3_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>706</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86</InstName>
                            <ModuleName>load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>86</ID>
                            <BindInstances>add_ln142_fu_545_p2 add_ln137_fu_563_p2 add_ln137_16_fu_603_p2 add_ln137_17_fu_637_p2 add_ln137_18_fu_671_p2 add_ln137_19_fu_705_p2 add_ln137_20_fu_739_p2 add_ln137_21_fu_773_p2 add_ln137_22_fu_807_p2 add_ln137_23_fu_841_p2 add_ln137_24_fu_883_p2 add_ln137_25_fu_925_p2 add_ln137_26_fu_967_p2 add_ln137_27_fu_1009_p2 add_ln137_28_fu_1051_p2 add_ln137_29_fu_1093_p2 add_ln137_30_fu_1135_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln70_fu_121_p2 add_ln130_fu_142_p2 add_ln130_14_fu_148_p2 add_ln130_15_fu_154_p2 add_ln130_16_fu_160_p2 add_ln130_17_fu_166_p2 add_ln130_18_fu_172_p2 add_ln130_19_fu_178_p2 add_ln130_20_fu_190_p2 add_ln130_21_fu_196_p2 add_ln130_22_fu_202_p2 add_ln130_23_fu_208_p2 add_ln130_24_fu_214_p2 add_ln130_25_fu_220_p2 add_ln130_26_fu_226_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln124_1_fu_735_p2 add_ln124_fu_746_p2 sub_ln129_fu_776_p2 add_ln129_fu_786_p2 add_ln129_1_fu_796_p2 add_ln131_fu_808_p2 sub_ln133_fu_838_p2 add_ln133_fu_848_p2 add_ln133_1_fu_854_p2 add_ln137_31_fu_880_p2 add_ln137_fu_890_p2 sub_ln138_fu_919_p2 add_ln138_fu_929_p2 add_ln143_fu_1046_p2 add_ln144_fu_1052_p2 add_ln152_fu_1058_p2 add_ln153_fu_1064_p2 add_ln160_fu_1070_p2 add_ln161_fu_1076_p2 add_ln170_fu_958_p2 sub_ln171_fu_991_p2 add_ln171_fu_1001_p2 add_ln174_fu_1006_p2 sub_ln175_fu_1023_p2 add_ln175_fu_1033_p2 patch_embed_bias_r_U patch_embed_weights_r_U norm1_bias_U norm1_weights_U linear_weights_ping_data_U linear_bias_ping_data_U linear_weights_pong_data_U linear_bias_pong_data_U norm2_weights_U norm2_bias_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_one_time_weights_Pipeline_ln13_for_block_dim_out</Name>
            <Loops>
                <_ln13_for_block_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln13_for_block_dim_out>
                        <Name>_ln13_for_block_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln13_for_block_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8615</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_256_p2" SOURCE="Deit_cpp/src/ViT.cpp:13" URAM="0" VARIABLE="add_ln13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_281_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_578_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_342_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_9_fu_609_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_376_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_10_fu_640_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_410_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_11_fu_671_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_444_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_12_fu_702_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_478_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_13_fu_733_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_512_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_14_fu_764_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_546_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_15_fu_795_p2" SOURCE="Deit_cpp/src/ViT.cpp:16" URAM="0" VARIABLE="add_ln16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln13_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_307_p2" SOURCE="Deit_cpp/src/ViT.cpp:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l</Name>
            <Loops>
                <_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147466</Best-caseLatency>
                    <Average-caseLatency>147466</Average-caseLatency>
                    <Worst-caseLatency>147466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.475 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.475 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.475 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out>
                        <Name>_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>147464</Latency>
                        <AbsoluteTimeLatency>1.475 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5597</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17300</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_676_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_691_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_761_p2" SOURCE="Deit_cpp/src/ViT.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_847_p2" SOURCE="Deit_cpp/src/ViT.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_931_p2" SOURCE="Deit_cpp/src/ViT.cpp:33" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="sub" PRAGMA="" RTLNAME="empty_200_fu_969_p2" SOURCE="Deit_cpp/src/ViT.cpp:33" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1118_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_1143_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_1168_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_1193_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_1218_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_1243_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_6_fu_1268_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_7_fu_1293_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_8_fu_1318_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_9_fu_1343_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_10_fu_1368_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_11_fu_1393_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_12_fu_1418_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_13_fu_1443_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_14_fu_1458_p2" SOURCE="Deit_cpp/src/ViT.cpp:38" URAM="0" VARIABLE="add_ln38_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1028_p2" SOURCE="Deit_cpp/src/ViT.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_1034_p2" SOURCE="Deit_cpp/src/ViT.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_31_fu_1040_p2" SOURCE="Deit_cpp/src/ViT.cpp:33" URAM="0" VARIABLE="add_ln33_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1054_p2" SOURCE="Deit_cpp/src/ViT.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_one_time_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147671</Best-caseLatency>
                    <Average-caseLatency>147671</Average-caseLatency>
                    <Worst-caseLatency>147671</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.477 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.477 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.477 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147671</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8382</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>26297</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_134_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_140_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_146_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_3_fu_152_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_4_fu_158_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_5_fu_164_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_6_fu_170_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_7_fu_182_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_8_fu_188_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_9_fu_194_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_10_fu_200_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_11_fu_206_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_12_fu_212_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_13_fu_218_p2" SOURCE="Deit_cpp/src/ViT.cpp:29" URAM="0" VARIABLE="add_ln29_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>patch_embed_accumulate_read_16u_128u_8u_s</Name>
            <Loops>
                <_ln33_for_each_channel>
                    <_ln36_for_offset_y>
                        <_ln39_for_block_patch_x/>
                    </_ln36_for_offset_y>
                </_ln33_for_each_channel>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15847</Best-caseLatency>
                    <Average-caseLatency>15847</Average-caseLatency>
                    <Worst-caseLatency>15847</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.158 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.158 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15847</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln33_for_each_channel>
                        <Name>_ln33_for_each_channel</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>15846</Latency>
                        <AbsoluteTimeLatency>0.158 ms</AbsoluteTimeLatency>
                        <IterationLatency>5282</IterationLatency>
                        <PipelineDepth>5282</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <_ln36_for_offset_y>
                            <Name>_ln36_for_offset_y</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>5280</Latency>
                            <AbsoluteTimeLatency>52.800 us</AbsoluteTimeLatency>
                            <IterationLatency>330</IterationLatency>
                            <PipelineDepth>330</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <_ln39_for_block_patch_x>
                                <Name>_ln39_for_block_patch_x</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>328</Latency>
                                <AbsoluteTimeLatency>3.280 us</AbsoluteTimeLatency>
                                <IterationLatency>41</IterationLatency>
                                <PipelineDepth>41</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </_ln39_for_block_patch_x>
                        </_ln36_for_offset_y>
                    </_ln33_for_each_channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10626</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>33967</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_644_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_650_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_656_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_662_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_4_fu_668_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_5_fu_674_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_6_fu_680_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_7_fu_686_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_8_fu_692_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_9_fu_698_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_10_fu_704_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_11_fu_710_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_12_fu_716_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_13_fu_722_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_14_fu_728_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_15_fu_740_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_16_fu_746_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_17_fu_752_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_18_fu_758_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_19_fu_764_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_20_fu_770_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_21_fu_776_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_22_fu_782_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_23_fu_788_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_24_fu_794_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_25_fu_800_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_26_fu_806_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_27_fu_812_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_28_fu_818_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_29_fu_824_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln33_for_each_channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_30_fu_1228_p2" SOURCE="Deit_cpp/src/conv.cpp:33" URAM="0" VARIABLE="add_ln33_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln33_for_each_channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1247_p2" SOURCE="Deit_cpp/src/conv.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln36_for_offset_y" OPTYPE="add" PRAGMA="" RTLNAME="y_offset_1_fu_1258_p2" SOURCE="Deit_cpp/src/conv.cpp:36" URAM="0" VARIABLE="y_offset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1274_p2" SOURCE="Deit_cpp/src/conv.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1302_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1336_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1370_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_1404_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_1438_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_1472_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_6_fu_1506_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_7_fu_1540_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_8_fu_1574_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_1616_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_10_fu_1658_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_11_fu_1700_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_12_fu_1742_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_13_fu_1784_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_14_fu_1826_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_15_fu_1868_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_16_fu_1910_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_17_fu_1952_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_18_fu_1994_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_19_fu_2036_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_20_fu_2078_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_21_fu_2120_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_22_fu_2162_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_23_fu_2204_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_24_fu_2246_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_25_fu_2288_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_26_fu_2330_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_27_fu_2372_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_28_fu_2414_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_29_fu_2456_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_30_fu_2498_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln39_for_block_patch_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_31_fu_2522_p2" SOURCE="Deit_cpp/src/conv.cpp:41" URAM="0" VARIABLE="add_ln41_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>patch_embed_accumulate_compute_16u_128u_8u_s</Name>
            <Loops>
                <_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.157</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27672</Best-caseLatency>
                    <Average-caseLatency>27672</Average-caseLatency>
                    <Worst-caseLatency>27672</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27672</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim>
                        <Name>_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>27670</Latency>
                        <AbsoluteTimeLatency>0.277 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>13931</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>7618</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_952_p2" SOURCE="Deit_cpp/src/conv.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_964_p2" SOURCE="Deit_cpp/src/conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1042_p2" SOURCE="Deit_cpp/src/conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1326_p2" SOURCE="Deit_cpp/src/conv.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_1_fu_1213_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U36" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U52" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U52" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U68" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U68" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U84" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U84" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U100" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U100" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U116" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U116" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U132" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U132" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U148" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U148" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U164" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U164" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U180" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U180" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U196" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U196" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U212" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U212" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U228" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U228" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U244" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U244" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U250" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U250" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U266" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U266" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U37" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U53" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U53" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U69" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U69" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U85" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U85" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U101" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U101" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U117" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U117" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U133" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U133" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U149" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U149" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U165" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U165" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U181" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U181" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U197" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U197" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U213" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U213" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U229" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U229" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U245" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U245" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U251" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U251" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U267" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U267" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U38" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U54" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U54" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U70" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U70" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U86" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U86" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U102" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U102" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U118" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U118" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U134" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U134" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U150" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U150" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U166" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U166" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U182" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U182" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U198" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U198" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U214" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U214" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U230" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U230" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U246" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U246" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U252" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U252" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U268" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U268" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U39" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U55" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U55" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U71" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U71" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U87" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U87" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U103" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U103" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U119" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U119" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U135" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U135" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U151" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U151" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U167" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U167" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U183" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U183" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U199" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U199" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U215" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U215" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U231" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U231" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U247" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U247" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U253" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U253" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U269" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U269" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U40" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U56" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U56" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U72" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U72" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U88" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U88" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U104" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U104" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U120" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U120" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U136" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U136" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U152" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U152" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U168" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U168" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U184" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U184" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U200" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U200" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U216" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U216" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U232" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U232" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U248" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U248" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U254" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U254" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U270" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U270" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U41" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U57" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U57" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U73" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U73" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U89" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U89" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U105" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U105" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U121" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U121" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U137" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U137" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U153" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U153" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U169" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U169" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U185" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U185" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U201" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U201" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U217" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U217" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U233" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U233" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U249" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U249" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U255" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U255" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U271" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U271" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U42" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U58" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U58" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U74" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U74" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U90" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U90" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U106" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U106" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U122" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U122" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U138" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U138" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U154" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U154" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U170" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U170" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U186" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U186" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U202" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U202" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U218" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U218" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U234" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U234" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U256" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U256" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U272" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U272" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U282" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U282" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U43" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U59" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U59" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U75" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U75" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U91" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U91" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U107" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U107" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U123" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U123" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U139" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U139" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U155" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U155" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U171" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U171" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U187" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U187" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U203" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U203" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U219" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U219" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U235" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U235" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U257" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U257" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U273" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U273" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U283" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U283" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_fu_7841_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_7882_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_1_fu_8053_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_15_fu_8102_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_2_fu_8138_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_16_fu_8190_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_3_fu_8226_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_8278_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_4_fu_8314_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_8366_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_5_fu_8538_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_19_fu_8567_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_6_fu_8601_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_20_fu_8632_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_8651_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U44" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U60" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U60" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U76" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U76" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U92" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U92" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U108" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U108" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U124" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U124" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U140" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U140" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U156" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U156" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U172" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U172" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U188" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U188" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U204" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U204" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U220" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U220" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U236" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U236" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U258" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U258" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U274" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U274" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U284" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U284" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U45" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U61" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U61" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U77" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U77" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U93" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U93" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U109" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U109" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U125" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U125" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U141" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U141" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U157" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U157" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U173" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U173" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U189" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U189" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U205" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U205" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U221" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U221" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U237" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U237" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U259" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U259" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U275" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U275" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U285" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U285" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U46" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U62" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U62" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U78" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U78" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U94" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U94" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U110" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U110" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U126" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U126" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U142" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U142" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U158" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U158" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U174" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U174" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U190" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U190" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U206" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U206" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U222" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U222" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U238" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U238" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U260" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U260" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U276" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U276" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U286" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U286" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U47" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U63" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U63" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U79" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U79" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U95" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U95" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U111" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U111" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U127" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U127" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U143" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U143" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U159" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U159" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U175" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U175" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U191" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U191" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U207" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U207" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U223" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U223" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U239" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U239" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U261" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U261" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U277" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U277" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U287" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U287" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U48" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U64" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U64" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U80" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U80" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U96" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U96" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U112" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U112" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U128" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U128" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U144" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U144" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U160" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U160" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U176" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U176" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U192" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U192" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U208" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U208" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U224" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U224" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U240" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U240" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U262" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U262" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U278" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U278" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U288" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U288" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U49" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U65" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U65" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U81" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U81" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U97" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U97" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U113" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U113" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U129" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U129" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U145" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U145" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U161" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U161" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U177" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U177" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U193" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U193" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U209" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U209" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U225" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U225" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U241" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U241" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U263" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U263" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U279" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U279" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U289" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U289" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U50" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U66" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U66" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U82" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U82" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U98" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U98" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U114" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U114" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U130" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U130" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U146" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U146" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U162" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U162" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U178" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U178" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U194" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U194" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U210" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U210" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U226" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U226" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U242" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U242" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U264" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U264" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U280" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U280" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U290" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U290" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16s_24_4_1_U51" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U67" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U67" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U83" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U83" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U99" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_34_4_1_U99" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U115" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U115" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U131" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U131" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U147" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U147" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U163" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U163" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U179" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U179" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U195" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U195" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U211" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U211" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U227" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U227" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U243" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U243" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U265" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U265" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U281" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_34s_34_4_1_U281" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U291" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_34s_34_4_1_U291" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_7_fu_8497_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_8519_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_8_fu_8761_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_23_fu_8810_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_9_fu_8846_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_24_fu_8898_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_10_fu_8934_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_25_fu_8986_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_11_fu_9022_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_26_fu_9074_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_12_fu_9136_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_27_fu_9165_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_13_fu_9199_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_28_fu_9230_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_9249_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1224_p2" SOURCE="Deit_cpp/src/conv.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_1230_p2" SOURCE="Deit_cpp/src/conv.cpp:69" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_1236_p2" SOURCE="Deit_cpp/src/conv.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_1250_p2" SOURCE="Deit_cpp/src/conv.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>patch_embed_accumulate_16u_128u_8u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27714</Best-caseLatency>
                    <Average-caseLatency>27714</Average-caseLatency>
                    <Worst-caseLatency>27714</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>27673</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>27673</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>24763</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>41782</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>35</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="image_stream_i_U" SOURCE="" URAM="0" VARIABLE="image_stream_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_U" SOURCE="" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim</Name>
            <Loops>
                <_ln147_for_each_patch_x__ln149_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>780</Best-caseLatency>
                    <Average-caseLatency>780</Average-caseLatency>
                    <Worst-caseLatency>780</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>780</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln147_for_each_patch_x__ln149_for_block_dim>
                        <Name>_ln147_for_each_patch_x__ln149_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>384</TripCount>
                        <Latency>778</Latency>
                        <AbsoluteTimeLatency>7.780 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln147_for_each_patch_x__ln149_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2733</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5446</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="patch_fu_280_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="patch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_fu_310_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_322_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_331_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="patch_mid1_i_fu_359_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="patch_mid1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_46_fu_455_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_496_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_27_fu_506_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_28_fu_664_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_679_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_694_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_31_fu_709_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_32_fu_724_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_739_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_34_fu_754_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_35_fu_769_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln147_for_each_patch_x__ln149_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_633_p2" SOURCE="Deit_cpp/src/conv.cpp:149" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>patch_embed_output</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>788</Best-caseLatency>
                    <Average-caseLatency>788</Average-caseLatency>
                    <Worst-caseLatency>788</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>788</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2814</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5808</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln147_fu_155_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="sub_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_165_p2" SOURCE="Deit_cpp/src/conv.cpp:147" URAM="0" VARIABLE="add_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_ln171_for_block_y</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27714</Best-caseLatency>
                    <Average-caseLatency>27714</Average-caseLatency>
                    <Worst-caseLatency>27714</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>27673</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>27673</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>27579</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>47620</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="patches31_U" SOURCE="" URAM="0" VARIABLE="patches31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <_ln171_for_block_y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>221427</Best-caseLatency>
                    <Average-caseLatency>221427</Average-caseLatency>
                    <Worst-caseLatency>221427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.214 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.214 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.214 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>221427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln171_for_block_y>
                        <Name>_ln171_for_block_y</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>221426</Latency>
                        <AbsoluteTimeLatency>2.214 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>27673</DataflowPipelineThroughput>
                        <PipelineDepth>221426</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_ln171_for_block_y_U0</Instance>
                        </InstanceList>
                    </_ln171_for_block_y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>27657</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>47657</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_patch_embed_Pipeline_ln184_for_block_dim</Name>
            <Loops>
                <_ln184_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln184_for_block_dim>
                        <Name>_ln184_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln184_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>267</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln184_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_101_p2" SOURCE="Deit_cpp/src/conv.cpp:184" URAM="0" VARIABLE="add_ln184"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_patch_embed</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>221469</Best-caseLatency>
                    <Average-caseLatency>221469</Average-caseLatency>
                    <Worst-caseLatency>221469</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.215 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.215 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.215 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>221469</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>28062</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>48360</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_norms_Pipeline_ln16_for_block_dim_out</Name>
            <Loops>
                <_ln16_for_block_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln16_for_block_dim_out>
                        <Name>_ln16_for_block_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln16_for_block_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8615</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_256_p2" SOURCE="Deit_cpp/src/layernorm.cpp:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_281_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_578_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_342_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_9_fu_609_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_376_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_640_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_410_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_671_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_444_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_702_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_478_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_733_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_512_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_764_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_546_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_795_p2" SOURCE="Deit_cpp/src/layernorm.cpp:19" URAM="0" VARIABLE="add_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln16_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_307_p2" SOURCE="Deit_cpp/src/layernorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_norms_Pipeline_ln28_for_block_dim_out</Name>
            <Loops>
                <_ln28_for_block_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln28_for_block_dim_out>
                        <Name>_ln28_for_block_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln28_for_block_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8615</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_256_p2" SOURCE="Deit_cpp/src/layernorm.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_281_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_8_fu_578_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_342_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_9_fu_609_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_376_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_10_fu_640_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_410_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_11_fu_671_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_444_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_12_fu_702_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_478_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_13_fu_733_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_512_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_764_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_546_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_15_fu_795_p2" SOURCE="Deit_cpp/src/layernorm.cpp:31" URAM="0" VARIABLE="add_ln31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln28_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_307_p2" SOURCE="Deit_cpp/src/layernorm.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_norms_Pipeline_ln40_for_block_dim_out</Name>
            <Loops>
                <_ln40_for_block_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln40_for_block_dim_out>
                        <Name>_ln40_for_block_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln40_for_block_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8615</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_256_p2" SOURCE="Deit_cpp/src/layernorm.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_281_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_8_fu_578_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_342_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_9_fu_609_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_376_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_10_fu_640_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_410_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_11_fu_671_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_444_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_12_fu_702_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_478_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_13_fu_733_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_512_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_14_fu_764_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_7_fu_546_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_15_fu_795_p2" SOURCE="Deit_cpp/src/layernorm.cpp:43" URAM="0" VARIABLE="add_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln40_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_307_p2" SOURCE="Deit_cpp/src/layernorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_norms_Pipeline_ln52_for_block_dim_out</Name>
            <Loops>
                <_ln52_for_block_dim_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln52_for_block_dim_out>
                        <Name>_ln52_for_block_dim_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln52_for_block_dim_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8615</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_256_p2" SOURCE="Deit_cpp/src/layernorm.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_281_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_578_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_342_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_609_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_376_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_640_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_410_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_671_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_444_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_702_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_478_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_733_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_512_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_14_fu_764_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_546_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_795_p2" SOURCE="Deit_cpp/src/layernorm.cpp:55" URAM="0" VARIABLE="add_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln52_for_block_dim_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_307_p2" SOURCE="Deit_cpp/src/layernorm.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_norms</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>815</Best-caseLatency>
                    <Average-caseLatency>815</Average-caseLatency>
                    <Worst-caseLatency>815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10926</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>35101</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_104_p2" SOURCE="Deit_cpp/src/layernorm.cpp:11" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_110_p2" SOURCE="Deit_cpp/src/layernorm.cpp:11" URAM="0" VARIABLE="empty_202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>layernorm_accumulate</Name>
            <Loops>
                <_ln70_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln70_for_block_dim>
                        <Name>_ln70_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln70_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1788</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1722</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_369_p2" SOURCE="Deit_cpp/src/layernorm.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_379_p2" SOURCE="Deit_cpp/src/layernorm.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U378" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U379" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U380" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U381" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_710_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U382" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U383" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_240_fu_733_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U384" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U387" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_241_fu_768_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U385" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U388" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_242_fu_807_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U386" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U389" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_243_fu_846_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U390" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U392" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_244_fu_978_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_48_1_1_U391" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26s_54_1_1_U393" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_245_fu_1014_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_677_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_687_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_39_fu_697_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_40_fu_911_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_41_fu_921_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_42_fu_931_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_43_fu_941_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_44_fu_1033_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_45_fu_1039_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln70_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="dim_block_fu_395_p2" SOURCE="Deit_cpp/src/layernorm.cpp:70" URAM="0" VARIABLE="dim_block"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sqrt_fixed_32_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.218</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>7</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>774</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5416</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_340_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277" URAM="0" VARIABLE="add_ln277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln277_fu_412_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277" URAM="0" VARIABLE="sub_ln277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln277_1_fu_494_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277" URAM="0" VARIABLE="sub_ln277_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln277_2_fu_576_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277" URAM="0" VARIABLE="sub_ln277_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln277_3_fu_642_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277" URAM="0" VARIABLE="sub_ln277_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_fu_748_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_FH_V_44_fu_762_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_I_V_85_fu_768_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_14_fu_918_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_fu_932_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_I_V_87_fu_937_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_18_fu_1046_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_46_fu_1060_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_I_V_89_fu_1066_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_22_fu_1178_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_48_fu_1192_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_I_V_91_fu_1198_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_26_fu_1298_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_50_fu_1304_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_I_V_93_fu_1325_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_30_fu_1401_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_52_fu_1415_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_33_fu_1494_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_54_fu_1508_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_36_fu_1591_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_56_fu_1605_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_39_fu_1692_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_58_fu_1682_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_42_fu_1776_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_60_fu_1790_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_45_fu_1873_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FH_V_62_fu_1887_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FH_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_48_fu_1974_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_51_fu_2139_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_fu_2156_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_54_fu_2319_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_3_fu_2339_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_57_fu_2510_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_5_fu_2530_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_60_fu_2701_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_7_fu_2721_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_63_fu_2883_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_9_fu_2901_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_66_fu_3067_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_11_fu_3087_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_69_fu_3258_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_13_fu_3278_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_72_fu_3437_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_15_fu_3449_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_75_fu_3632_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_17_fu_3652_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_l_I_V_78_fu_3823_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_I_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_l_FL_V_19_fu_3843_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_l_FL_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_FH_l_V_fu_4004_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="res_FH_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_FH_V_66_fu_4010_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="res_FH_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_I_V_8_fu_4024_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="res_I_V_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>layernorm_output</Name>
            <Loops>
                <_ln106_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>87</Average-caseLatency>
                    <Worst-caseLatency>88</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln106_for_block_dim>
                        <Name>_ln106_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_sqrt_fixed_32_10_s_fu_456</Instance>
                        </InstanceList>
                    </_ln106_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>59</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>8627</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>11162</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_726_p2" SOURCE="Deit_cpp/src/layernorm.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_735_p2" SOURCE="Deit_cpp/src/layernorm.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U408" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_40_fu_764_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U410" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U418" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_4_fu_1003_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_42_fu_789_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U411" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U419" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_9_fu_1042_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_44_fu_814_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U412" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U420" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_14_fu_1081_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_46_fu_839_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U413" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U421" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_19_fu_1120_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_48_fu_864_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U414" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U422" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_24_fu_1159_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_50_fu_889_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U415" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U423" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_29_fu_1198_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_52_fu_914_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U416" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U424" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_34_fu_1237_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="x_dim_V_54_fu_939_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_54s_54_1_1_U417" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_43_1_1_U425" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="x_dim_V_39_fu_1276_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_dim_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="dim_base_fu_529_p2" SOURCE="Deit_cpp/src/layernorm.cpp:106" URAM="0" VARIABLE="dim_base"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln106_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="dim_block_fu_535_p2" SOURCE="Deit_cpp/src/layernorm.cpp:106" URAM="0" VARIABLE="dim_block"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_ln131_for_each_patch</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.240 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>24</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>91</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>10625</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>13180</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_1_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_2_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_3_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_4_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_5_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_6_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_patch_data_M_elems_V_7_U" SOURCE="Deit_cpp/src/layernorm.cpp:134" URAM="0" VARIABLE="x_patch_data_M_elems_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mean_V_U" SOURCE="Deit_cpp/src/layernorm.cpp:138" URAM="0" VARIABLE="mean_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mean_sq_V_U" SOURCE="Deit_cpp/src/layernorm.cpp:138" URAM="0" VARIABLE="mean_sq_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_norm</Name>
            <Loops>
                <_ln131_for_each_patch/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3196</Best-caseLatency>
                    <Average-caseLatency>3196</Average-caseLatency>
                    <Worst-caseLatency>3198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.960 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3196 ~ 3198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln131_for_each_patch>
                        <Name>_ln131_for_each_patch</Name>
                        <Slack>7.30</Slack>
                        <TripCount>129</TripCount>
                        <Latency>3195 ~ 3197</Latency>
                        <AbsoluteTimeLatency>31.950 us ~ 31.970 us</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>24</DataflowPipelineThroughput>
                        <PipelineDepth>3195 ~ 3197</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_ln131_for_each_patch_U0</Instance>
                        </InstanceList>
                    </_ln131_for_each_patch>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>91</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>10761</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>13228</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_linear_weights_Pipeline_ln46_for_each_src_block</Name>
            <Loops>
                <_ln46_for_each_src_block/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1047564</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.476 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1047564</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln46_for_each_src_block>
                        <Name>_ln46_for_each_src_block</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65472</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1047562</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.476 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln46_for_each_src_block>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>14960</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>23773</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_1_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_2_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_3_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_4_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_5_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_6_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_7_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_8_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_9_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_10_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_11_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_12_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_13_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_14_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_0_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_1_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_2_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_3_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_4_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_4_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_5_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_5_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_6_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_6_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_7_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_7_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_8_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_8_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_9_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_9_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_10_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_10_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_11_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_11_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_12_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_12_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_13_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_13_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_14_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_14_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_cache_data_M_elems_V_15_15_U" SOURCE="Deit_cpp/src/linear.cpp:35" URAM="0" VARIABLE="weights_cache_data_M_elems_V_15_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_4723_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_4747_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_4757_p2" SOURCE="Deit_cpp/src/linear.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_4831_p2" SOURCE="Deit_cpp/src/linear.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_5070_p2" SOURCE="Deit_cpp/src/linear.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_4777_p2" SOURCE="Deit_cpp/src/linear.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_4854_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_4897_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_4922_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_4947_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_4972_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_4997_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_5022_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_5047_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_8_fu_5138_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_9_fu_5192_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_10_fu_5241_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_5290_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_12_fu_5339_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_13_fu_5388_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_14_fu_5403_p2" SOURCE="Deit_cpp/src/linear.cpp:65" URAM="0" VARIABLE="add_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln46_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="next_dst_block_fu_5681_p2" SOURCE="Deit_cpp/src/linear.cpp:73" URAM="0" VARIABLE="next_dst_block"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_linear_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1047568</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.476 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 1047568</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>15094</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>24043</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_139_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="last_src_col_block_fu_159_p2" SOURCE="Deit_cpp/src/linear.cpp:28" URAM="0" VARIABLE="last_src_col_block"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_10ns_16_4_1_U487" SOURCE="Deit_cpp/src/linear.cpp:29" URAM="0" VARIABLE="num_src_blocks"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="last_src_row_fu_165_p2" SOURCE="Deit_cpp/src/linear.cpp:30" URAM="0" VARIABLE="last_src_row"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_175_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_181_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_187_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_193_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_199_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_205_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_211_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_223_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_229_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_9_fu_235_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_10_fu_241_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_11_fu_247_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_12_fu_253_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_13_fu_259_p2" SOURCE="Deit_cpp/src/linear.cpp:46" URAM="0" VARIABLE="add_ln46_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block</Name>
            <Loops>
                <_ln130_for_each_src_block/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln130_for_each_src_block>
                        <Name>_ln130_for_each_src_block</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln130_for_each_src_block>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5444</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>16764</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_515_p2" SOURCE="Deit_cpp/src/linear.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_533_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_573_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_607_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_3_fu_641_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_4_fu_675_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_5_fu_709_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_6_fu_743_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_7_fu_777_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_8_fu_811_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_9_fu_849_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_10_fu_891_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_11_fu_933_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_12_fu_975_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_13_fu_1017_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_14_fu_1059_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_15_fu_1101_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_linear_bias_ap_fixed_16_7_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>203</Best-caseLatency>
                    <Average-caseLatency>203</Average-caseLatency>
                    <Worst-caseLatency>203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5527</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>16970</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_98_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_1_fu_104_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_2_fu_110_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_3_fu_116_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_4_fu_122_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_5_fu_128_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_6_fu_134_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_7_fu_146_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_8_fu_152_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_9_fu_158_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_10_fu_164_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_11_fu_170_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_12_fu_176_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_13_fu_182_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_in_stream_direct_Pipeline_ln181_for_each_i</Name>
            <Loops>
                <_ln181_for_each_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln181_for_each_i>
                        <Name>_ln181_for_each_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln181_for_each_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>824</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>710</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln181_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_207_p2" SOURCE="Deit_cpp/src/linear.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln181_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_233_p2" SOURCE="Deit_cpp/src/linear.cpp:186" URAM="0" VARIABLE="add_ln186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_in_stream_direct</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>911</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>971</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_88_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="iters_fu_120_p2" SOURCE="Deit_cpp/src/linear.cpp:179" URAM="0" VARIABLE="iters"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gelu</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.886</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>106</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_abs_V_fu_103_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_abs_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_165_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_247_fu_192_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_248_fu_211_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U526" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_249_fu_246_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_fu_268_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="pragma" RTLNAME="GELU_DELTA_TABLE_V_U" SOURCE="Deit_cpp/src/gelu.cpp:196" URAM="0" VARIABLE="GELU_DELTA_TABLE_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_linear_on_stream_Pipeline_ln290_for_each_i</Name>
            <Loops>
                <_ln290_for_each_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.344</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln290_for_each_i>
                        <Name>_ln290_for_each_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_gelu_fu_1869</Instance>
                            <Instance>grp_gelu_fu_1877</Instance>
                            <Instance>grp_gelu_fu_1885</Instance>
                            <Instance>grp_gelu_fu_1893</Instance>
                            <Instance>grp_gelu_fu_1901</Instance>
                            <Instance>grp_gelu_fu_1909</Instance>
                            <Instance>grp_gelu_fu_1917</Instance>
                            <Instance>grp_gelu_fu_1925</Instance>
                            <Instance>grp_gelu_fu_1933</Instance>
                            <Instance>grp_gelu_fu_1941</Instance>
                            <Instance>grp_gelu_fu_1949</Instance>
                            <Instance>grp_gelu_fu_1957</Instance>
                            <Instance>grp_gelu_fu_1965</Instance>
                            <Instance>grp_gelu_fu_1973</Instance>
                            <Instance>grp_gelu_fu_1981</Instance>
                            <Instance>grp_gelu_fu_1989</Instance>
                        </InstanceList>
                    </_ln290_for_each_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>544</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>28632</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>29455</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_0_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_1_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_2_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_3_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_4_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_5_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_6_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_7_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_8_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_9_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_10_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_11_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_12_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_13_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_14_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_blocks_data_M_elems_V_15_U" SOURCE="Deit_cpp/src/linear.cpp:275" URAM="0" VARIABLE="in_blocks_data_M_elems_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_2036_p2" SOURCE="Deit_cpp/src/linear.cpp:290" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln295_fu_2053_p2" SOURCE="Deit_cpp/src/linear.cpp:295" URAM="0" VARIABLE="add_ln295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_2072_p2" SOURCE="Deit_cpp/src/linear.cpp:297" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_2086_p2" SOURCE="Deit_cpp/src/linear.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U530" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U531" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U532" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U533" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U534" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U535" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U536" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U537" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U538" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U539" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U540" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U541" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U542" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U543" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U544" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U545" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U546" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U547" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U548" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U549" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U550" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U551" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U552" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U553" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U554" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U555" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U556" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U557" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U558" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U559" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U560" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U561" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U562" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U563" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U564" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U565" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U566" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U567" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U568" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U569" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U570" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U571" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U572" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U573" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U574" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U575" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U576" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U577" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U578" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U579" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U580" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U581" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U582" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U583" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U584" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U585" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U586" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U587" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U588" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U589" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U590" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U591" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U592" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U593" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U594" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U595" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U596" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U597" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U598" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U599" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U600" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U601" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U602" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U603" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U604" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U605" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U606" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U607" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U608" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U609" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U610" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U611" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U612" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U613" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U614" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U615" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U616" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U617" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U618" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U619" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U620" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U621" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U622" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U623" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U624" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U625" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U626" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U627" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U628" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U629" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U630" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U631" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U632" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U633" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U634" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U635" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U636" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U637" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U638" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U639" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U640" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U641" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U642" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U643" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U644" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U645" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U646" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U647" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U648" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U649" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U650" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U651" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U652" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U653" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U654" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U655" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U656" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U657" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U658" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U659" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U660" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U661" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U662" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U663" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U664" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U665" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U666" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U667" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U668" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U669" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U670" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U671" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U672" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U673" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U674" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U675" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U676" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U677" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U678" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U679" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U680" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U681" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U682" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U683" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U684" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U685" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U686" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U687" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U688" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U689" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U690" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U691" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U692" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U693" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U694" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U695" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U696" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U697" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U698" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U699" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U700" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U701" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U702" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U703" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U704" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U705" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U706" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U707" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U708" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U709" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U710" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U711" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U712" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U713" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U714" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U715" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U716" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U717" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U718" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U719" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U720" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U721" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U722" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U723" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U724" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U725" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U726" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U727" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U728" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U729" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U730" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U731" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U732" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U733" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U734" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U735" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U736" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U737" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U738" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U739" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U740" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U741" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U742" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U743" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U744" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U745" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U746" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U747" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U748" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U749" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U750" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U751" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U752" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U753" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U754" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U755" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U756" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U757" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U758" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U759" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U760" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U761" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U762" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U763" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U764" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U765" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U766" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U767" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U768" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U769" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U770" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U771" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U772" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U773" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U774" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U775" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U776" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U777" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U778" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U779" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U780" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U781" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U782" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U783" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U784" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_46_1_1_U785" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="mul_ln1270_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_49_fu_10307_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_52_fu_10325_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_55_fu_10343_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_56_fu_10349_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_65_fu_10403_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_68_fu_10421_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_71_fu_10439_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_72_fu_10445_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_81_fu_10499_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_84_fu_10517_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_87_fu_10535_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_88_fu_10541_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_97_fu_10595_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_100_fu_10613_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_103_fu_10631_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_104_fu_10637_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_113_fu_10691_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_116_fu_10709_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_119_fu_10727_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_120_fu_10733_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_129_fu_10787_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_132_fu_10805_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_135_fu_10823_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_136_fu_10829_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_145_fu_10883_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_148_fu_10901_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_151_fu_10919_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_152_fu_10925_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_161_fu_10979_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_164_fu_10997_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_167_fu_11015_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_168_fu_11021_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_177_fu_11075_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_180_fu_11093_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_183_fu_11111_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_184_fu_11117_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_193_fu_11171_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_196_fu_11189_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_199_fu_11207_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_200_fu_11213_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_209_fu_11267_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_212_fu_11285_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_215_fu_11303_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_216_fu_11309_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_225_fu_11363_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_228_fu_11381_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_231_fu_11399_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_232_fu_11405_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_241_fu_11459_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_244_fu_11477_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_247_fu_11495_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_248_fu_11501_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_257_fu_11555_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_260_fu_11573_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_263_fu_11591_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_264_fu_11597_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_273_fu_11651_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_276_fu_11669_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_279_fu_11687_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_280_fu_11693_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_289_fu_11747_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_292_fu_11765_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_295_fu_11783_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln290_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_296_fu_11789_p2" SOURCE="Deit_cpp/src/linear.cpp:354" URAM="0" VARIABLE="add_ln813_296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_linear_on_stream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.344</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>544</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>28691</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>29640</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_116_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_132_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="last_in_dim_iter_fu_154_p2" SOURCE="Deit_cpp/src/linear.cpp:281" URAM="0" VARIABLE="last_in_dim_iter"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U796" SOURCE="Deit_cpp/src/linear.cpp:282" URAM="0" VARIABLE="total_dim_iters"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="last_total_dim_iter_fu_174_p2" SOURCE="Deit_cpp/src/linear.cpp:283" URAM="0" VARIABLE="last_total_dim_iter"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="iters_fu_189_p2" SOURCE="Deit_cpp/src/linear.cpp:284" URAM="0" VARIABLE="iters"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_out_stream_direct_Pipeline_ln231_for_each_i</Name>
            <Loops>
                <_ln231_for_each_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln231_for_each_i>
                        <Name>_ln231_for_each_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln231_for_each_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>829</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln231_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_245_p2" SOURCE="Deit_cpp/src/linear.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln231_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_257_p2" SOURCE="Deit_cpp/src/linear.cpp:236" URAM="0" VARIABLE="add_ln236"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_out_stream_direct</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>915</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>589</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_99_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="iters_fu_131_p2" SOURCE="Deit_cpp/src/linear.cpp:229" URAM="0" VARIABLE="iters"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_linear</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>61</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>544</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>30974</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>31520</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_dim_offset_c_U" SOURCE="Deit_cpp/src/linear.cpp:344" URAM="0" VARIABLE="out_dim_offset_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_c_U" SOURCE="Deit_cpp/src/linear.cpp:344" URAM="0" VARIABLE="dst_c"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_stream_U" SOURCE="" URAM="0" VARIABLE="in_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_U" SOURCE="" URAM="0" VARIABLE="out_stream"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim</Name>
            <Loops>
                <_ln18_for_each_patch__ln20_for_block_in_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3099</Best-caseLatency>
                    <Average-caseLatency>3099</Average-caseLatency>
                    <Worst-caseLatency>3099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln18_for_each_patch__ln20_for_block_in_dim>
                        <Name>_ln18_for_each_patch__ln20_for_block_in_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3096</TripCount>
                        <Latency>3097</Latency>
                        <AbsoluteTimeLatency>30.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln18_for_each_patch__ln20_for_block_in_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln18_for_each_patch__ln20_for_block_in_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_90_p2" SOURCE="Deit_cpp/src/attention.cpp:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_x</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3107</Best-caseLatency>
                    <Average-caseLatency>3107</Average-caseLatency>
                    <Worst-caseLatency>3107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3107</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>344</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>306</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_k_v</Name>
            <Loops>
                <_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102178</Best-caseLatency>
                    <Average-caseLatency>102178</Average-caseLatency>
                    <Worst-caseLatency>102178</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102178</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim>
                        <Name>_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102168</TripCount>
                        <Latency>102176</Latency>
                        <AbsoluteTimeLatency>1.022 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>441</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>281</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_186_p2" SOURCE="Deit_cpp/src/attention.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_246_p2" SOURCE="Deit_cpp/src/attention.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_266_p2" SOURCE="Deit_cpp/src/attention.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_q_matmul_k_5</Name>
            <Loops>
                <_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.723</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102174</Best-caseLatency>
                    <Average-caseLatency>102174</Average-caseLatency>
                    <Worst-caseLatency>102174</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102174</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim>
                        <Name>_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102168</TripCount>
                        <Latency>102172</Latency>
                        <AbsoluteTimeLatency>1.022 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>104</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>3770</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4694</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_0_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_4_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_5_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_6_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_7_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_0_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_1_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_2_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_3_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_4_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_5_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_6_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_7_1_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_0_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_1_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_2_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_3_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_4_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_5_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_6_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_7_2_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_0_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_1_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_2_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_3_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_4_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_5_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_6_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="q_blocks_data_M_elems_V_7_3_U" SOURCE="Deit_cpp/src/attention.cpp:66" URAM="0" VARIABLE="q_blocks_data_M_elems_V_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1154_p2" SOURCE="Deit_cpp/src/attention.cpp:77" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_1194_p2" SOURCE="Deit_cpp/src/attention.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1203_p2" SOURCE="Deit_cpp/src/attention.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1279_p2" SOURCE="Deit_cpp/src/attention.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1303_p2" SOURCE="Deit_cpp/src/attention.cpp:77" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U850" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U851" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1676_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U852" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_255_fu_1993_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U853" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_256_fu_2016_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U854" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_257_fu_2039_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U870" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_258_fu_2074_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U871" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_259_fu_2111_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U872" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_260_fu_2148_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20ns_52_1_1_U882" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_fu_2868_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="attn_blocks_V_25_fu_2912_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="attn_blocks_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U855" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U856" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_261_fu_1772_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U857" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_262_fu_2171_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U858" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_263_fu_2194_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U859" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_264_fu_2217_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U873" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_265_fu_2249_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U874" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_266_fu_2283_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U875" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_267_fu_2317_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20ns_52_1_1_U884" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_14_fu_2991_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="attn_blocks_V_30_fu_3023_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="attn_blocks_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U860" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U861" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_268_fu_1856_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U862" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_269_fu_2340_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U863" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_270_fu_2363_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U864" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_271_fu_2386_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U876" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_272_fu_2418_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U877" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_273_fu_2452_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U878" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_274_fu_2486_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20ns_52_1_1_U886" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_15_fu_3096_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="attn_blocks_V_35_fu_3128_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="attn_blocks_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U865" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U866" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_275_fu_1940_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U867" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_276_fu_2509_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U868" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_277_fu_2532_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U869" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_278_fu_2555_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U879" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_279_fu_2587_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U880" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_280_fu_2621_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U881" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_281_fu_2655_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20ns_52_1_1_U888" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1420_16_fu_3201_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420" URAM="0" VARIABLE="sub_ln1420_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="attn_blocks_V_40_fu_3233_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="attn_blocks_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1365_p2" SOURCE="Deit_cpp/src/attention.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_1371_p2" SOURCE="Deit_cpp/src/attention.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_32_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.156</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>720</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>740</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_4ns_9ns_10_4_1_U900" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_4ns_9ns_10_4_1_U900" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="exp_x_msb_4_lsb_m_1_m_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_44ns_42ns_86_1_1_U897" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_583_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_3_4_lsb_m_1_V_fu_593_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="exp_x_msb_3_4_lsb_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_254_fu_616_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_48ns_98_1_1_U898" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_fu_672_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_681_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_1_1_U899" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_l_V_fu_736_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="y_l_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_4_h_table_V_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_4_h_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_4_l_table_V_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_4_l_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_lsb_table_V_U" SOURCE="" URAM="0" VARIABLE="f_x_lsb_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_3_table_V_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_3_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_2_table_V_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_2_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_V_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_1_table_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recip_fixed_32_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.915</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>49</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>50</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3609</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>finalize_attn</Name>
            <Loops>
                <_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.156</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17087</Best-caseLatency>
                    <Average-caseLatency>17087</Average-caseLatency>
                    <Worst-caseLatency>17087</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.171 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.171 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.171 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17087</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted>
                        <Name>_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17028</TripCount>
                        <Latency>17085</Latency>
                        <AbsoluteTimeLatency>0.171 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_32_10_s_fu_320</Instance>
                            <Instance>grp_exp_32_10_s_fu_337</Instance>
                            <Instance>grp_exp_32_10_s_fu_354</Instance>
                            <Instance>grp_recip_fixed_32_10_s_fu_371</Instance>
                            <Instance>grp_recip_fixed_32_10_s_fu_376</Instance>
                            <Instance>grp_recip_fixed_32_10_s_fu_381</Instance>
                        </InstanceList>
                    </_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>72</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>23499</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>15305</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_433_p2" SOURCE="Deit_cpp/src/attention.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="q_patch_unadjusted_base_fu_587_p2" SOURCE="Deit_cpp/src/attention.cpp:163" URAM="0" VARIABLE="q_patch_unadjusted_base"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="q_patch_unadjusted_block_2_fu_593_p2" SOURCE="Deit_cpp/src/attention.cpp:163" URAM="0" VARIABLE="q_patch_unadjusted_block_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_646_p2" SOURCE="Deit_cpp/src/attention.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_766_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="exp_arg_V_1_fu_784_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="exp_arg_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U925" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_2_fu_1404_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_3_fu_1410_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_251_fu_903_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="exp_arg_V_4_fu_921_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="exp_arg_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U926" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_7_fu_1476_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_8_fu_1482_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_252_fu_1040_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="sub" PRAGMA="" RTLNAME="exp_arg_V_7_fu_1058_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="exp_arg_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U927" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_12_fu_1548_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="curr_softmax_sum_V_13_fu_1554_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="curr_softmax_sum_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_1093_p2" SOURCE="Deit_cpp/src/attention.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_1133_p2" SOURCE="Deit_cpp/src/attention.cpp:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_486_p2" SOURCE="Deit_cpp/src/attention.cpp:167" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="q_patch_unadjusted_2_fu_1223_p2" SOURCE="Deit_cpp/src/attention.cpp:167" URAM="0" VARIABLE="q_patch_unadjusted_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_492_p2" SOURCE="Deit_cpp/src/attention.cpp:165" URAM="0" VARIABLE="add_ln165_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249</Name>
            <Loops>
                <_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17036</Best-caseLatency>
                    <Average-caseLatency>17036</Average-caseLatency>
                    <Worst-caseLatency>17036</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17036</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset>
                        <Name>_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17028</TripCount>
                        <Latency>17034</Latency>
                        <AbsoluteTimeLatency>0.170 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>407</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_225_p2" SOURCE="Deit_cpp/src/attention.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_1_fu_237_p2" SOURCE="Deit_cpp/src/attention.cpp:245" URAM="0" VARIABLE="add_ln245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_249_p2" SOURCE="Deit_cpp/src/attention.cpp:245" URAM="0" VARIABLE="add_ln245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_315_p2" SOURCE="Deit_cpp/src/attention.cpp:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_3_fu_347_p2" SOURCE="Deit_cpp/src/attention.cpp:252" URAM="0" VARIABLE="add_ln252_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_1_fu_429_p2" SOURCE="Deit_cpp/src/attention.cpp:252" URAM="0" VARIABLE="add_ln252_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_2_fu_500_p2" SOURCE="Deit_cpp/src/attention.cpp:252" URAM="0" VARIABLE="add_ln252_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_444_p2" SOURCE="Deit_cpp/src/attention.cpp:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_1_fu_450_p2" SOURCE="Deit_cpp/src/attention.cpp:247" URAM="0" VARIABLE="add_ln247_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_attn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17038</Best-caseLatency>
                    <Average-caseLatency>17038</Average-caseLatency>
                    <Worst-caseLatency>17038</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17038</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>481</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1553</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_attn_softmax_info_Pipeline_ln277_for_each_q_patch</Name>
            <Loops>
                <_ln277_for_each_q_patch/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132</Best-caseLatency>
                    <Average-caseLatency>132</Average-caseLatency>
                    <Worst-caseLatency>132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>132</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln277_for_each_q_patch>
                        <Name>_ln277_for_each_q_patch</Name>
                        <Slack>7.30</Slack>
                        <TripCount>129</TripCount>
                        <Latency>130</Latency>
                        <AbsoluteTimeLatency>1.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln277_for_each_q_patch>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>270</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln277_for_each_q_patch" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_90_p2" SOURCE="Deit_cpp/src/attention.cpp:277" URAM="0" VARIABLE="add_ln277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_attn_softmax_info</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>140</Best-caseLatency>
                    <Average-caseLatency>140</Average-caseLatency>
                    <Worst-caseLatency>140</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>140</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>340</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>335</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_q_matmul_k</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102241</Best-caseLatency>
                    <Average-caseLatency>102241</Average-caseLatency>
                    <Worst-caseLatency>102241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>102179</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>102179</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>176</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>29575</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>23041</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_softmax_info_c_U" SOURCE="Deit_cpp/src/attention.cpp:293" URAM="0" VARIABLE="attn_softmax_info_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_c_U" SOURCE="Deit_cpp/src/attention.cpp:293" URAM="0" VARIABLE="attn_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_stream_U" SOURCE="" URAM="0" VARIABLE="q_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="k_stream_U" SOURCE="" URAM="0" VARIABLE="k_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="qxk_stream_U" SOURCE="" URAM="0" VARIABLE="qxk_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_stream_U" SOURCE="" URAM="0" VARIABLE="attn_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_softmax_info_stream_U" SOURCE="" URAM="0" VARIABLE="attn_softmax_info_stream"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_k_v_6</Name>
            <Loops>
                <_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102178</Best-caseLatency>
                    <Average-caseLatency>102178</Average-caseLatency>
                    <Worst-caseLatency>102178</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102178</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim>
                        <Name>_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102168</TripCount>
                        <Latency>102176</Latency>
                        <AbsoluteTimeLatency>1.022 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_186_p2" SOURCE="Deit_cpp/src/attention.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_246_p2" SOURCE="Deit_cpp/src/attention.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_266_p2" SOURCE="Deit_cpp/src/attention.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_attn</Name>
            <Loops>
                <_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17038</Best-caseLatency>
                    <Average-caseLatency>17038</Average-caseLatency>
                    <Worst-caseLatency>17038</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17038</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset>
                        <Name>_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17028</TripCount>
                        <Latency>17036</Latency>
                        <AbsoluteTimeLatency>0.170 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>512</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1483</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_213_p2" SOURCE="Deit_cpp/src/attention.cpp:329" URAM="0" VARIABLE="add_ln329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_1_fu_225_p2" SOURCE="Deit_cpp/src/attention.cpp:322" URAM="0" VARIABLE="add_ln322_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_237_p2" SOURCE="Deit_cpp/src/attention.cpp:322" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_303_p2" SOURCE="Deit_cpp/src/attention.cpp:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_3_fu_335_p2" SOURCE="Deit_cpp/src/attention.cpp:329" URAM="0" VARIABLE="add_ln329_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_1_fu_417_p2" SOURCE="Deit_cpp/src/attention.cpp:329" URAM="0" VARIABLE="add_ln329_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_2_fu_495_p2" SOURCE="Deit_cpp/src/attention.cpp:329" URAM="0" VARIABLE="add_ln329_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln326_fu_433_p2" SOURCE="Deit_cpp/src/attention.cpp:326" URAM="0" VARIABLE="add_ln326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_1_fu_439_p2" SOURCE="Deit_cpp/src/attention.cpp:324" URAM="0" VARIABLE="add_ln324_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_attn_softmax_info_Pipeline_ln388_for_each_q_patch</Name>
            <Loops>
                <_ln388_for_each_q_patch/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132</Best-caseLatency>
                    <Average-caseLatency>132</Average-caseLatency>
                    <Worst-caseLatency>132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>132</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln388_for_each_q_patch>
                        <Name>_ln388_for_each_q_patch</Name>
                        <Slack>7.30</Slack>
                        <TripCount>129</TripCount>
                        <Latency>130</Latency>
                        <AbsoluteTimeLatency>1.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln388_for_each_q_patch>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>270</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln388_for_each_q_patch" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_88_p2" SOURCE="Deit_cpp/src/attention.cpp:388" URAM="0" VARIABLE="add_ln388"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_attn_softmax_info</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>140</Best-caseLatency>
                    <Average-caseLatency>140</Average-caseLatency>
                    <Worst-caseLatency>140</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>140</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>340</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>prepare_attn</Name>
            <Loops>
                <_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17030</Best-caseLatency>
                    <Average-caseLatency>17030</Average-caseLatency>
                    <Worst-caseLatency>17030</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17030</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch>
                        <Name>_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17028</TripCount>
                        <Latency>17028</Latency>
                        <AbsoluteTimeLatency>0.170 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>547</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>747</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_204_p2" SOURCE="Deit_cpp/src/attention.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_261_p2" SOURCE="Deit_cpp/src/attention.cpp:358" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_267_p2" SOURCE="Deit_cpp/src/attention.cpp:356" URAM="0" VARIABLE="add_ln356"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_attn_matmul_v_7</Name>
            <Loops>
                <_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.156</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102179</Best-caseLatency>
                    <Average-caseLatency>102179</Average-caseLatency>
                    <Worst-caseLatency>102179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim>
                        <Name>_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102168</TripCount>
                        <Latency>102177</Latency>
                        <AbsoluteTimeLatency>1.022 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_32_10_s_fu_385</Instance>
                            <Instance>grp_exp_32_10_s_fu_402</Instance>
                            <Instance>grp_exp_32_10_s_fu_419</Instance>
                            <Instance>grp_exp_32_10_s_fu_436</Instance>
                            <Instance>grp_exp_32_10_s_fu_453</Instance>
                            <Instance>grp_exp_32_10_s_fu_470</Instance>
                            <Instance>grp_exp_32_10_s_fu_487</Instance>
                            <Instance>grp_exp_32_10_s_fu_504</Instance>
                            <Instance>grp_exp_32_10_s_fu_521</Instance>
                            <Instance>grp_exp_32_10_s_fu_538</Instance>
                            <Instance>grp_exp_32_10_s_fu_555</Instance>
                            <Instance>grp_exp_32_10_s_fu_572</Instance>
                        </InstanceList>
                    </_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>13311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>13990</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_blocks_0_U" SOURCE="" URAM="0" VARIABLE="acc_blocks_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_blocks_1_U" SOURCE="" URAM="0" VARIABLE="acc_blocks_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_blocks_2_U" SOURCE="" URAM="0" VARIABLE="acc_blocks_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_blocks_3_U" SOURCE="" URAM="0" VARIABLE="acc_blocks_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_648_p2" SOURCE="Deit_cpp/src/attention.cpp:434" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_1_fu_730_p2" SOURCE="Deit_cpp/src/attention.cpp:432" URAM="0" VARIABLE="add_ln432_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_739_p2" SOURCE="Deit_cpp/src/attention.cpp:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="attn_patch_block_3_fu_745_p2" SOURCE="Deit_cpp/src/attention.cpp:432" URAM="0" VARIABLE="attn_patch_block_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1136_fu_863_p2" SOURCE="Deit_cpp/src/attention.cpp:432" URAM="0" VARIABLE="indvars_iv_next1136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_887_p2" SOURCE="Deit_cpp/src/attention.cpp:434" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_385_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U981" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_402_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U982" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_419_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U983" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_436_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U984" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_453_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U985" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_470_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U986" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_487_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U987" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_504_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U988" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_521_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U989" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_538_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U990" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_555_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U991" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_32_10_s_fu_572_x" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="x_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_54_1_1_U992" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U994" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U995" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U996" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U997" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U998" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U999" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1000" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1001" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_2189_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_27_fu_2205_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_28_fu_2221_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_2237_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_2253_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_31_fu_2269_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_32_fu_2285_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_2301_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1003" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1004" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1005" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1006" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1007" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1008" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1009" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1010" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_34_fu_2577_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_35_fu_2593_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_36_fu_2609_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_37_fu_2625_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_2641_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_39_fu_2657_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_40_fu_2673_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_41_fu_2689_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1012" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1013" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1014" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1015" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1016" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1017" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1018" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1019" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_42_fu_2965_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_43_fu_2981_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_44_fu_2997_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_45_fu_3013_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_46_fu_3029_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_47_fu_3045_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_48_fu_3061_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_49_fu_3077_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1021" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1022" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1023" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1024" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1025" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1026" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1027" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U1028" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_50_fu_3353_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_51_fu_3369_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_52_fu_3385_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_53_fu_3401_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_54_fu_3417_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_55_fu_3433_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_56_fu_3449_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_57_fu_3465_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_1003_p2" SOURCE="Deit_cpp/src/attention.cpp:436" URAM="0" VARIABLE="add_ln436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln434_fu_1009_p2" SOURCE="Deit_cpp/src/attention.cpp:434" URAM="0" VARIABLE="add_ln434"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim</Name>
            <Loops>
                <_ln403_for_each_patch__ln405_for_block_dim/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3099</Best-caseLatency>
                    <Average-caseLatency>3099</Average-caseLatency>
                    <Worst-caseLatency>3099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln403_for_each_patch__ln405_for_block_dim>
                        <Name>_ln403_for_each_patch__ln405_for_block_dim</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3096</TripCount>
                        <Latency>3097</Latency>
                        <AbsoluteTimeLatency>30.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln403_for_each_patch__ln405_for_block_dim>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln403_for_each_patch__ln405_for_block_dim" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_92_p2" SOURCE="Deit_cpp/src/attention.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_attn_matmul_v</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3107</Best-caseLatency>
                    <Average-caseLatency>3107</Average-caseLatency>
                    <Worst-caseLatency>3107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3107</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>344</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>340</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_attn_matmul_v</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102188</Best-caseLatency>
                    <Average-caseLatency>102188</Average-caseLatency>
                    <Worst-caseLatency>102188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.022 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.022 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.022 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>102180</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>102180</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>16097</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>17637</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_matmul_v_c_U" SOURCE="Deit_cpp/src/attention.cpp:508" URAM="0" VARIABLE="attn_matmul_v_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_matmul_v_stream_U" SOURCE="" URAM="0" VARIABLE="attn_matmul_v_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_stream_U" SOURCE="" URAM="0" VARIABLE="attn_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="qxk_out_stream_U" SOURCE="" URAM="0" VARIABLE="qxk_out_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="attn_softmax_info_stream_U" SOURCE="" URAM="0" VARIABLE="attn_softmax_info_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v_stream_U" SOURCE="" URAM="0" VARIABLE="v_stream"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_add</Name>
            <Loops>
                <_ln11_for_each_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6208</Best-caseLatency>
                    <Average-caseLatency>6208</Average-caseLatency>
                    <Worst-caseLatency>6208</Worst-caseLatency>
                    <Best-caseRealTimeLatency>62.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6208</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln11_for_each_i>
                        <Name>_ln11_for_each_i</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3096</TripCount>
                        <Latency>6206</Latency>
                        <AbsoluteTimeLatency>62.060 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln11_for_each_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2393</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3023</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_230_p2" SOURCE="Deit_cpp/src/add.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_248_p2" SOURCE="Deit_cpp/src/add.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_264_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_58_fu_411_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_59_fu_426_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_60_fu_441_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_61_fu_456_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_62_fu_471_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_63_fu_486_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_64_fu_501_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_65_fu_516_p2" SOURCE="E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln11_for_each_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_280_p2" SOURCE="Deit_cpp/src/add.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block</Name>
            <Loops>
                <_ln130_for_each_src_block/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln130_for_each_src_block>
                        <Name>_ln130_for_each_src_block</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </_ln130_for_each_src_block>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5456</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>16812</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_545_p2" SOURCE="Deit_cpp/src/linear.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_563_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_16_fu_603_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_17_fu_637_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_18_fu_671_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_19_fu_705_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_20_fu_739_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_21_fu_773_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_22_fu_807_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_23_fu_841_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_24_fu_883_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_25_fu_925_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_26_fu_967_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_27_fu_1009_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_28_fu_1051_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_29_fu_1093_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln130_for_each_src_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_30_fu_1135_p2" SOURCE="Deit_cpp/src/linear.cpp:137" URAM="0" VARIABLE="add_ln137_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_linear_bias_ap_fixed_16_5_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5546</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17036</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_121_p2" SOURCE="Deit_cpp/src/../include/util.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_142_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_14_fu_148_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_15_fu_154_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_16_fu_160_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_17_fu_166_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_18_fu_172_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_19_fu_178_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_20_fu_190_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_21_fu_196_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_22_fu_202_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_23_fu_208_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_24_fu_214_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_25_fu_220_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_26_fu_226_p2" SOURCE="Deit_cpp/src/linear.cpp:130" URAM="0" VARIABLE="add_ln130_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ViT_act</Name>
            <Loops>
                <_ln124_for_each_image>
                    <_ln131_for_each_layer/>
                </_ln124_for_each_image>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.674</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <_ln124_for_each_image>
                        <Name>_ln124_for_each_image</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_patch_embed_fu_582</Instance>
                        </InstanceList>
                        <_ln131_for_each_layer>
                            <Name>_ln131_for_each_layer</Name>
                            <Slack>7.30</Slack>
                            <TripCount>12</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_load_linear_weights_fu_437</Instance>
                                <Instance>grp_compute_linear_fu_486</Instance>
                                <Instance>grp_load_norms_fu_599</Instance>
                                <Instance>grp_compute_norm_fu_611</Instance>
                                <Instance>grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629</Instance>
                                <Instance>grp_compute_q_matmul_k_fu_639</Instance>
                                <Instance>grp_compute_attn_matmul_v_fu_669</Instance>
                                <Instance>grp_compute_add_fu_695</Instance>
                                <Instance>grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706</Instance>
                            </InstanceList>
                        </_ln131_for_each_layer>
                    </_ln124_for_each_image>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>902</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>313</UTIL_BRAM>
                    <DSP>1452</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>116</UTIL_DSP>
                    <FF>172584</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>73</UTIL_FF>
                    <LUT>270827</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>231</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln124_for_each_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_735_p2" SOURCE="Deit_cpp/src/ViT.cpp:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln124_for_each_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_746_p2" SOURCE="Deit_cpp/src/ViT.cpp:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln124_for_each_image" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_fu_776_p2" SOURCE="Deit_cpp/src/ViT.cpp:129" URAM="0" VARIABLE="sub_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln124_for_each_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_786_p2" SOURCE="Deit_cpp/src/ViT.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln124_for_each_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_1_fu_796_p2" SOURCE="Deit_cpp/src/ViT.cpp:129" URAM="0" VARIABLE="add_ln129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_808_p2" SOURCE="Deit_cpp/src/ViT.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_fu_838_p2" SOURCE="Deit_cpp/src/ViT.cpp:133" URAM="0" VARIABLE="sub_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_848_p2" SOURCE="Deit_cpp/src/ViT.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_854_p2" SOURCE="Deit_cpp/src/ViT.cpp:133" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_31_fu_880_p2" SOURCE="Deit_cpp/src/ViT.cpp:137" URAM="0" VARIABLE="add_ln137_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_890_p2" SOURCE="Deit_cpp/src/ViT.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_919_p2" SOURCE="Deit_cpp/src/ViT.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_929_p2" SOURCE="Deit_cpp/src/ViT.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1046_p2" SOURCE="Deit_cpp/src/ViT.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1052_p2" SOURCE="Deit_cpp/src/ViT.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_1058_p2" SOURCE="Deit_cpp/src/ViT.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_1064_p2" SOURCE="Deit_cpp/src/ViT.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1070_p2" SOURCE="Deit_cpp/src/ViT.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_1076_p2" SOURCE="Deit_cpp/src/ViT.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_958_p2" SOURCE="Deit_cpp/src/ViT.cpp:170" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln171_fu_991_p2" SOURCE="Deit_cpp/src/ViT.cpp:171" URAM="0" VARIABLE="sub_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_1001_p2" SOURCE="Deit_cpp/src/ViT.cpp:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_1006_p2" SOURCE="Deit_cpp/src/ViT.cpp:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln175_fu_1023_p2" SOURCE="Deit_cpp/src/ViT.cpp:175" URAM="0" VARIABLE="sub_ln175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="_ln131_for_each_layer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_1033_p2" SOURCE="Deit_cpp/src/ViT.cpp:175" URAM="0" VARIABLE="add_ln175"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="patch_embed_bias_r_U" SOURCE="" URAM="0" VARIABLE="patch_embed_bias_r"/>
                <BindNode BINDTYPE="storage" BRAM="176" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="patch_embed_weights_r_U" SOURCE="" URAM="0" VARIABLE="patch_embed_weights_r"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_U" SOURCE="" URAM="0" VARIABLE="norm1_bias"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weights_U" SOURCE="" URAM="0" VARIABLE="norm1_weights"/>
                <BindNode BINDTYPE="storage" BRAM="228" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_weights_ping_data_U" SOURCE="" URAM="0" VARIABLE="linear_weights_ping_data"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_bias_ping_data_U" SOURCE="" URAM="0" VARIABLE="linear_bias_ping_data"/>
                <BindNode BINDTYPE="storage" BRAM="228" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_weights_pong_data_U" SOURCE="" URAM="0" VARIABLE="linear_weights_pong_data"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_bias_pong_data_U" SOURCE="" URAM="0" VARIABLE="linear_bias_pong_data"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm2_weights_U" SOURCE="" URAM="0" VARIABLE="norm2_weights"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm2_bias_U" SOURCE="" URAM="0" VARIABLE="norm2_bias"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>in_stream_U</Name>
            <ParentInst>grp_compute_linear_fu_486</ParentInst>
            <StaticDepth>48</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out_stream_U</Name>
            <ParentInst>grp_compute_linear_fu_486</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>image_stream_i_U</Name>
            <ParentInst>patch_embed_accumulate_16u_128u_8u_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>q_stream_U</Name>
            <ParentInst>grp_compute_q_matmul_k_fu_639</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>k_stream_U</Name>
            <ParentInst>grp_compute_q_matmul_k_fu_639</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>qxk_stream_U</Name>
            <ParentInst>grp_compute_q_matmul_k_fu_639</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>attn_stream_U</Name>
            <ParentInst>grp_compute_q_matmul_k_fu_639</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>attn_softmax_info_stream_U</Name>
            <ParentInst>grp_compute_q_matmul_k_fu_639</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v_stream_U</Name>
            <ParentInst>grp_compute_attn_matmul_v_fu_669</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>attn_stream_U</Name>
            <ParentInst>grp_compute_attn_matmul_v_fu_669</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>attn_softmax_info_stream_U</Name>
            <ParentInst>grp_compute_attn_matmul_v_fu_669</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>qxk_out_stream_U</Name>
            <ParentInst>grp_compute_attn_matmul_v_fu_669</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>attn_matmul_v_stream_U</Name>
            <ParentInst>grp_compute_attn_matmul_v_fu_669</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="num_images" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="num_images" name="num_images" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reload_on_time_weights" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="reload_on_time_weights" name="reload_on_time_weights" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="images" index="2" direction="inout" srcType="ap_ufixed&lt;8, 0, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="images_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="images_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="3" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp1" index="4" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp2" index="5" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp3" index="6" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp_hidden" index="7" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout4" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_hidden_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_hidden_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="attn" index="8" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="attn_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="attn_softmax_info" index="9" direction="inout" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_inout4" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="attn_softmax_info_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_softmax_info_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="patch_embed_weights" index="10" direction="in" srcType="ap_fixed&lt;16, 0, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="patch_embed_bias" index="11" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pos_embed" index="12" direction="in" srcType="vector&lt;ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pos_embed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pos_embed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="attn_weights" index="13" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="attn_bias" index="14" direction="in" srcType="ap_fixed&lt;16, 7, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="attn_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vit_weights_l1" index="15" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_weights_l1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_weights_l1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vit_bias_l1" index="16" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_bias_l1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_bias_l1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vit_weights_l2" index="17" direction="in" srcType="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_weights_l2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_weights_l2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vit_bias_l2" index="18" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_bias_l2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vit_bias_l2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_weights" index="19" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_bias" index="20" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="images_1" access="W" description="Data signal of images" range="32">
                    <fields>
                        <field offset="0" width="32" name="images" access="W" description="Bit 31 to 0 of images"/>
                    </fields>
                </register>
                <register offset="0x14" name="images_2" access="W" description="Data signal of images" range="32">
                    <fields>
                        <field offset="0" width="32" name="images" access="W" description="Bit 63 to 32 of images"/>
                    </fields>
                </register>
                <register offset="0x1c" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x20" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x28" name="tmp1_1" access="W" description="Data signal of tmp1" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp1" access="W" description="Bit 31 to 0 of tmp1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="tmp1_2" access="W" description="Data signal of tmp1" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp1" access="W" description="Bit 63 to 32 of tmp1"/>
                    </fields>
                </register>
                <register offset="0x34" name="tmp2_1" access="W" description="Data signal of tmp2" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp2" access="W" description="Bit 31 to 0 of tmp2"/>
                    </fields>
                </register>
                <register offset="0x38" name="tmp2_2" access="W" description="Data signal of tmp2" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp2" access="W" description="Bit 63 to 32 of tmp2"/>
                    </fields>
                </register>
                <register offset="0x40" name="tmp3_1" access="W" description="Data signal of tmp3" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp3" access="W" description="Bit 31 to 0 of tmp3"/>
                    </fields>
                </register>
                <register offset="0x44" name="tmp3_2" access="W" description="Data signal of tmp3" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp3" access="W" description="Bit 63 to 32 of tmp3"/>
                    </fields>
                </register>
                <register offset="0x4c" name="tmp_hidden_1" access="W" description="Data signal of tmp_hidden" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp_hidden" access="W" description="Bit 31 to 0 of tmp_hidden"/>
                    </fields>
                </register>
                <register offset="0x50" name="tmp_hidden_2" access="W" description="Data signal of tmp_hidden" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp_hidden" access="W" description="Bit 63 to 32 of tmp_hidden"/>
                    </fields>
                </register>
                <register offset="0x58" name="attn_1" access="W" description="Data signal of attn" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn" access="W" description="Bit 31 to 0 of attn"/>
                    </fields>
                </register>
                <register offset="0x5c" name="attn_2" access="W" description="Data signal of attn" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn" access="W" description="Bit 63 to 32 of attn"/>
                    </fields>
                </register>
                <register offset="0x64" name="attn_softmax_info_1" access="W" description="Data signal of attn_softmax_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_softmax_info" access="W" description="Bit 31 to 0 of attn_softmax_info"/>
                    </fields>
                </register>
                <register offset="0x68" name="attn_softmax_info_2" access="W" description="Data signal of attn_softmax_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_softmax_info" access="W" description="Bit 63 to 32 of attn_softmax_info"/>
                    </fields>
                </register>
                <register offset="0x70" name="patch_embed_weights_1" access="W" description="Data signal of patch_embed_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="patch_embed_weights" access="W" description="Bit 31 to 0 of patch_embed_weights"/>
                    </fields>
                </register>
                <register offset="0x74" name="patch_embed_weights_2" access="W" description="Data signal of patch_embed_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="patch_embed_weights" access="W" description="Bit 63 to 32 of patch_embed_weights"/>
                    </fields>
                </register>
                <register offset="0x7c" name="patch_embed_bias_1" access="W" description="Data signal of patch_embed_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="patch_embed_bias" access="W" description="Bit 31 to 0 of patch_embed_bias"/>
                    </fields>
                </register>
                <register offset="0x80" name="patch_embed_bias_2" access="W" description="Data signal of patch_embed_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="patch_embed_bias" access="W" description="Bit 63 to 32 of patch_embed_bias"/>
                    </fields>
                </register>
                <register offset="0x88" name="pos_embed_1" access="W" description="Data signal of pos_embed" range="32">
                    <fields>
                        <field offset="0" width="32" name="pos_embed" access="W" description="Bit 31 to 0 of pos_embed"/>
                    </fields>
                </register>
                <register offset="0x8c" name="pos_embed_2" access="W" description="Data signal of pos_embed" range="32">
                    <fields>
                        <field offset="0" width="32" name="pos_embed" access="W" description="Bit 63 to 32 of pos_embed"/>
                    </fields>
                </register>
                <register offset="0x94" name="attn_weights_1" access="W" description="Data signal of attn_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_weights" access="W" description="Bit 31 to 0 of attn_weights"/>
                    </fields>
                </register>
                <register offset="0x98" name="attn_weights_2" access="W" description="Data signal of attn_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_weights" access="W" description="Bit 63 to 32 of attn_weights"/>
                    </fields>
                </register>
                <register offset="0xa0" name="attn_bias_1" access="W" description="Data signal of attn_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_bias" access="W" description="Bit 31 to 0 of attn_bias"/>
                    </fields>
                </register>
                <register offset="0xa4" name="attn_bias_2" access="W" description="Data signal of attn_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="attn_bias" access="W" description="Bit 63 to 32 of attn_bias"/>
                    </fields>
                </register>
                <register offset="0xac" name="vit_weights_l1_1" access="W" description="Data signal of vit_weights_l1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_weights_l1" access="W" description="Bit 31 to 0 of vit_weights_l1"/>
                    </fields>
                </register>
                <register offset="0xb0" name="vit_weights_l1_2" access="W" description="Data signal of vit_weights_l1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_weights_l1" access="W" description="Bit 63 to 32 of vit_weights_l1"/>
                    </fields>
                </register>
                <register offset="0xb8" name="vit_bias_l1_1" access="W" description="Data signal of vit_bias_l1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_bias_l1" access="W" description="Bit 31 to 0 of vit_bias_l1"/>
                    </fields>
                </register>
                <register offset="0xbc" name="vit_bias_l1_2" access="W" description="Data signal of vit_bias_l1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_bias_l1" access="W" description="Bit 63 to 32 of vit_bias_l1"/>
                    </fields>
                </register>
                <register offset="0xc4" name="vit_weights_l2_1" access="W" description="Data signal of vit_weights_l2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_weights_l2" access="W" description="Bit 31 to 0 of vit_weights_l2"/>
                    </fields>
                </register>
                <register offset="0xc8" name="vit_weights_l2_2" access="W" description="Data signal of vit_weights_l2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_weights_l2" access="W" description="Bit 63 to 32 of vit_weights_l2"/>
                    </fields>
                </register>
                <register offset="0xd0" name="vit_bias_l2_1" access="W" description="Data signal of vit_bias_l2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_bias_l2" access="W" description="Bit 31 to 0 of vit_bias_l2"/>
                    </fields>
                </register>
                <register offset="0xd4" name="vit_bias_l2_2" access="W" description="Data signal of vit_bias_l2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vit_bias_l2" access="W" description="Bit 63 to 32 of vit_bias_l2"/>
                    </fields>
                </register>
                <register offset="0xdc" name="norm_weights_1" access="W" description="Data signal of norm_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_weights" access="W" description="Bit 31 to 0 of norm_weights"/>
                    </fields>
                </register>
                <register offset="0xe0" name="norm_weights_2" access="W" description="Data signal of norm_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_weights" access="W" description="Bit 63 to 32 of norm_weights"/>
                    </fields>
                </register>
                <register offset="0xe8" name="norm_bias_1" access="W" description="Data signal of norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_bias" access="W" description="Bit 31 to 0 of norm_bias"/>
                    </fields>
                </register>
                <register offset="0xec" name="norm_bias_2" access="W" description="Data signal of norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_bias" access="W" description="Bit 63 to 32 of norm_bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="images"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="tmp1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="tmp2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="tmp3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="tmp_hidden"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="attn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="attn_softmax_info"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="patch_embed_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="patch_embed_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="pos_embed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="attn_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="attn_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="vit_weights_l1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="vit_bias_l1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="vit_weights_l2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="vit_bias_l2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="norm_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="norm_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_inout1:m_axi_inout2:m_axi_inout3:m_axi_inout4:m_axi_weights</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_inout1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_inout1_" paramPrefix="C_M_AXI_INOUT1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_inout1_ARADDR</port>
                <port>m_axi_inout1_ARBURST</port>
                <port>m_axi_inout1_ARCACHE</port>
                <port>m_axi_inout1_ARID</port>
                <port>m_axi_inout1_ARLEN</port>
                <port>m_axi_inout1_ARLOCK</port>
                <port>m_axi_inout1_ARPROT</port>
                <port>m_axi_inout1_ARQOS</port>
                <port>m_axi_inout1_ARREADY</port>
                <port>m_axi_inout1_ARREGION</port>
                <port>m_axi_inout1_ARSIZE</port>
                <port>m_axi_inout1_ARUSER</port>
                <port>m_axi_inout1_ARVALID</port>
                <port>m_axi_inout1_AWADDR</port>
                <port>m_axi_inout1_AWBURST</port>
                <port>m_axi_inout1_AWCACHE</port>
                <port>m_axi_inout1_AWID</port>
                <port>m_axi_inout1_AWLEN</port>
                <port>m_axi_inout1_AWLOCK</port>
                <port>m_axi_inout1_AWPROT</port>
                <port>m_axi_inout1_AWQOS</port>
                <port>m_axi_inout1_AWREADY</port>
                <port>m_axi_inout1_AWREGION</port>
                <port>m_axi_inout1_AWSIZE</port>
                <port>m_axi_inout1_AWUSER</port>
                <port>m_axi_inout1_AWVALID</port>
                <port>m_axi_inout1_BID</port>
                <port>m_axi_inout1_BREADY</port>
                <port>m_axi_inout1_BRESP</port>
                <port>m_axi_inout1_BUSER</port>
                <port>m_axi_inout1_BVALID</port>
                <port>m_axi_inout1_RDATA</port>
                <port>m_axi_inout1_RID</port>
                <port>m_axi_inout1_RLAST</port>
                <port>m_axi_inout1_RREADY</port>
                <port>m_axi_inout1_RRESP</port>
                <port>m_axi_inout1_RUSER</port>
                <port>m_axi_inout1_RVALID</port>
                <port>m_axi_inout1_WDATA</port>
                <port>m_axi_inout1_WID</port>
                <port>m_axi_inout1_WLAST</port>
                <port>m_axi_inout1_WREADY</port>
                <port>m_axi_inout1_WSTRB</port>
                <port>m_axi_inout1_WUSER</port>
                <port>m_axi_inout1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="images"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="256" argName="images"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="tmp1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="tmp1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="attn"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="256" argName="attn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_inout2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_inout2_" paramPrefix="C_M_AXI_INOUT2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_inout2_ARADDR</port>
                <port>m_axi_inout2_ARBURST</port>
                <port>m_axi_inout2_ARCACHE</port>
                <port>m_axi_inout2_ARID</port>
                <port>m_axi_inout2_ARLEN</port>
                <port>m_axi_inout2_ARLOCK</port>
                <port>m_axi_inout2_ARPROT</port>
                <port>m_axi_inout2_ARQOS</port>
                <port>m_axi_inout2_ARREADY</port>
                <port>m_axi_inout2_ARREGION</port>
                <port>m_axi_inout2_ARSIZE</port>
                <port>m_axi_inout2_ARUSER</port>
                <port>m_axi_inout2_ARVALID</port>
                <port>m_axi_inout2_AWADDR</port>
                <port>m_axi_inout2_AWBURST</port>
                <port>m_axi_inout2_AWCACHE</port>
                <port>m_axi_inout2_AWID</port>
                <port>m_axi_inout2_AWLEN</port>
                <port>m_axi_inout2_AWLOCK</port>
                <port>m_axi_inout2_AWPROT</port>
                <port>m_axi_inout2_AWQOS</port>
                <port>m_axi_inout2_AWREADY</port>
                <port>m_axi_inout2_AWREGION</port>
                <port>m_axi_inout2_AWSIZE</port>
                <port>m_axi_inout2_AWUSER</port>
                <port>m_axi_inout2_AWVALID</port>
                <port>m_axi_inout2_BID</port>
                <port>m_axi_inout2_BREADY</port>
                <port>m_axi_inout2_BRESP</port>
                <port>m_axi_inout2_BUSER</port>
                <port>m_axi_inout2_BVALID</port>
                <port>m_axi_inout2_RDATA</port>
                <port>m_axi_inout2_RID</port>
                <port>m_axi_inout2_RLAST</port>
                <port>m_axi_inout2_RREADY</port>
                <port>m_axi_inout2_RRESP</port>
                <port>m_axi_inout2_RUSER</port>
                <port>m_axi_inout2_RVALID</port>
                <port>m_axi_inout2_WDATA</port>
                <port>m_axi_inout2_WID</port>
                <port>m_axi_inout2_WLAST</port>
                <port>m_axi_inout2_WREADY</port>
                <port>m_axi_inout2_WSTRB</port>
                <port>m_axi_inout2_WUSER</port>
                <port>m_axi_inout2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="x"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="tmp2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="tmp2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_inout3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_inout3_" paramPrefix="C_M_AXI_INOUT3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_inout3_ARADDR</port>
                <port>m_axi_inout3_ARBURST</port>
                <port>m_axi_inout3_ARCACHE</port>
                <port>m_axi_inout3_ARID</port>
                <port>m_axi_inout3_ARLEN</port>
                <port>m_axi_inout3_ARLOCK</port>
                <port>m_axi_inout3_ARPROT</port>
                <port>m_axi_inout3_ARQOS</port>
                <port>m_axi_inout3_ARREADY</port>
                <port>m_axi_inout3_ARREGION</port>
                <port>m_axi_inout3_ARSIZE</port>
                <port>m_axi_inout3_ARUSER</port>
                <port>m_axi_inout3_ARVALID</port>
                <port>m_axi_inout3_AWADDR</port>
                <port>m_axi_inout3_AWBURST</port>
                <port>m_axi_inout3_AWCACHE</port>
                <port>m_axi_inout3_AWID</port>
                <port>m_axi_inout3_AWLEN</port>
                <port>m_axi_inout3_AWLOCK</port>
                <port>m_axi_inout3_AWPROT</port>
                <port>m_axi_inout3_AWQOS</port>
                <port>m_axi_inout3_AWREADY</port>
                <port>m_axi_inout3_AWREGION</port>
                <port>m_axi_inout3_AWSIZE</port>
                <port>m_axi_inout3_AWUSER</port>
                <port>m_axi_inout3_AWVALID</port>
                <port>m_axi_inout3_BID</port>
                <port>m_axi_inout3_BREADY</port>
                <port>m_axi_inout3_BRESP</port>
                <port>m_axi_inout3_BUSER</port>
                <port>m_axi_inout3_BVALID</port>
                <port>m_axi_inout3_RDATA</port>
                <port>m_axi_inout3_RID</port>
                <port>m_axi_inout3_RLAST</port>
                <port>m_axi_inout3_RREADY</port>
                <port>m_axi_inout3_RRESP</port>
                <port>m_axi_inout3_RUSER</port>
                <port>m_axi_inout3_RVALID</port>
                <port>m_axi_inout3_WDATA</port>
                <port>m_axi_inout3_WID</port>
                <port>m_axi_inout3_WLAST</port>
                <port>m_axi_inout3_WREADY</port>
                <port>m_axi_inout3_WSTRB</port>
                <port>m_axi_inout3_WUSER</port>
                <port>m_axi_inout3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="tmp3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="tmp3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_inout4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_inout4_" paramPrefix="C_M_AXI_INOUT4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_inout4_ARADDR</port>
                <port>m_axi_inout4_ARBURST</port>
                <port>m_axi_inout4_ARCACHE</port>
                <port>m_axi_inout4_ARID</port>
                <port>m_axi_inout4_ARLEN</port>
                <port>m_axi_inout4_ARLOCK</port>
                <port>m_axi_inout4_ARPROT</port>
                <port>m_axi_inout4_ARQOS</port>
                <port>m_axi_inout4_ARREADY</port>
                <port>m_axi_inout4_ARREGION</port>
                <port>m_axi_inout4_ARSIZE</port>
                <port>m_axi_inout4_ARUSER</port>
                <port>m_axi_inout4_ARVALID</port>
                <port>m_axi_inout4_AWADDR</port>
                <port>m_axi_inout4_AWBURST</port>
                <port>m_axi_inout4_AWCACHE</port>
                <port>m_axi_inout4_AWID</port>
                <port>m_axi_inout4_AWLEN</port>
                <port>m_axi_inout4_AWLOCK</port>
                <port>m_axi_inout4_AWPROT</port>
                <port>m_axi_inout4_AWQOS</port>
                <port>m_axi_inout4_AWREADY</port>
                <port>m_axi_inout4_AWREGION</port>
                <port>m_axi_inout4_AWSIZE</port>
                <port>m_axi_inout4_AWUSER</port>
                <port>m_axi_inout4_AWVALID</port>
                <port>m_axi_inout4_BID</port>
                <port>m_axi_inout4_BREADY</port>
                <port>m_axi_inout4_BRESP</port>
                <port>m_axi_inout4_BUSER</port>
                <port>m_axi_inout4_BVALID</port>
                <port>m_axi_inout4_RDATA</port>
                <port>m_axi_inout4_RID</port>
                <port>m_axi_inout4_RLAST</port>
                <port>m_axi_inout4_RREADY</port>
                <port>m_axi_inout4_RRESP</port>
                <port>m_axi_inout4_RUSER</port>
                <port>m_axi_inout4_RVALID</port>
                <port>m_axi_inout4_WDATA</port>
                <port>m_axi_inout4_WID</port>
                <port>m_axi_inout4_WLAST</port>
                <port>m_axi_inout4_WREADY</port>
                <port>m_axi_inout4_WSTRB</port>
                <port>m_axi_inout4_WUSER</port>
                <port>m_axi_inout4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="tmp_hidden"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="tmp_hidden"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="attn_softmax_info"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="attn_softmax_info"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_weights" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_weights_" paramPrefix="C_M_AXI_WEIGHTS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_weights_ARADDR</port>
                <port>m_axi_weights_ARBURST</port>
                <port>m_axi_weights_ARCACHE</port>
                <port>m_axi_weights_ARID</port>
                <port>m_axi_weights_ARLEN</port>
                <port>m_axi_weights_ARLOCK</port>
                <port>m_axi_weights_ARPROT</port>
                <port>m_axi_weights_ARQOS</port>
                <port>m_axi_weights_ARREADY</port>
                <port>m_axi_weights_ARREGION</port>
                <port>m_axi_weights_ARSIZE</port>
                <port>m_axi_weights_ARUSER</port>
                <port>m_axi_weights_ARVALID</port>
                <port>m_axi_weights_AWADDR</port>
                <port>m_axi_weights_AWBURST</port>
                <port>m_axi_weights_AWCACHE</port>
                <port>m_axi_weights_AWID</port>
                <port>m_axi_weights_AWLEN</port>
                <port>m_axi_weights_AWLOCK</port>
                <port>m_axi_weights_AWPROT</port>
                <port>m_axi_weights_AWQOS</port>
                <port>m_axi_weights_AWREADY</port>
                <port>m_axi_weights_AWREGION</port>
                <port>m_axi_weights_AWSIZE</port>
                <port>m_axi_weights_AWUSER</port>
                <port>m_axi_weights_AWVALID</port>
                <port>m_axi_weights_BID</port>
                <port>m_axi_weights_BREADY</port>
                <port>m_axi_weights_BRESP</port>
                <port>m_axi_weights_BUSER</port>
                <port>m_axi_weights_BVALID</port>
                <port>m_axi_weights_RDATA</port>
                <port>m_axi_weights_RID</port>
                <port>m_axi_weights_RLAST</port>
                <port>m_axi_weights_RREADY</port>
                <port>m_axi_weights_RRESP</port>
                <port>m_axi_weights_RUSER</port>
                <port>m_axi_weights_RVALID</port>
                <port>m_axi_weights_WDATA</port>
                <port>m_axi_weights_WID</port>
                <port>m_axi_weights_WLAST</port>
                <port>m_axi_weights_WREADY</port>
                <port>m_axi_weights_WSTRB</port>
                <port>m_axi_weights_WUSER</port>
                <port>m_axi_weights_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="patch_embed_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="patch_embed_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="patch_embed_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="patch_embed_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="pos_embed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="pos_embed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="attn_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="attn_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="attn_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="attn_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="vit_weights_l1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="vit_weights_l1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="vit_bias_l1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="vit_bias_l1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="vit_weights_l2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="vit_weights_l2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="vit_bias_l2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="vit_bias_l2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="norm_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="norm_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="256" argName="norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="norm_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="num_images" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="num_images">DATA</portMap>
            </portMaps>
            <ports>
                <port>num_images</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="num_images"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reload_on_time_weights" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="reload_on_time_weights">DATA</portMap>
            </portMaps>
            <ports>
                <port>reload_on_time_weights</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="reload_on_time_weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_inout1">8 -&gt; 256, 64, 0, slave, 0, 256, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_inout2">256 -&gt; 256, 64, 0, slave, 0, 256, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_inout3">256 -&gt; 256, 64, 0, slave, 0, 256, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_inout4">256 -&gt; 256, 64, 0, slave, 0, 256, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_weights">16 -&gt; 256, 64, 0, slave, 0, 256, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">images_1, 0x10, 32, W, Data signal of images, </column>
                    <column name="s_axi_control">images_2, 0x14, 32, W, Data signal of images, </column>
                    <column name="s_axi_control">x_1, 0x1c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x20, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">tmp1_1, 0x28, 32, W, Data signal of tmp1, </column>
                    <column name="s_axi_control">tmp1_2, 0x2c, 32, W, Data signal of tmp1, </column>
                    <column name="s_axi_control">tmp2_1, 0x34, 32, W, Data signal of tmp2, </column>
                    <column name="s_axi_control">tmp2_2, 0x38, 32, W, Data signal of tmp2, </column>
                    <column name="s_axi_control">tmp3_1, 0x40, 32, W, Data signal of tmp3, </column>
                    <column name="s_axi_control">tmp3_2, 0x44, 32, W, Data signal of tmp3, </column>
                    <column name="s_axi_control">tmp_hidden_1, 0x4c, 32, W, Data signal of tmp_hidden, </column>
                    <column name="s_axi_control">tmp_hidden_2, 0x50, 32, W, Data signal of tmp_hidden, </column>
                    <column name="s_axi_control">attn_1, 0x58, 32, W, Data signal of attn, </column>
                    <column name="s_axi_control">attn_2, 0x5c, 32, W, Data signal of attn, </column>
                    <column name="s_axi_control">attn_softmax_info_1, 0x64, 32, W, Data signal of attn_softmax_info, </column>
                    <column name="s_axi_control">attn_softmax_info_2, 0x68, 32, W, Data signal of attn_softmax_info, </column>
                    <column name="s_axi_control">patch_embed_weights_1, 0x70, 32, W, Data signal of patch_embed_weights, </column>
                    <column name="s_axi_control">patch_embed_weights_2, 0x74, 32, W, Data signal of patch_embed_weights, </column>
                    <column name="s_axi_control">patch_embed_bias_1, 0x7c, 32, W, Data signal of patch_embed_bias, </column>
                    <column name="s_axi_control">patch_embed_bias_2, 0x80, 32, W, Data signal of patch_embed_bias, </column>
                    <column name="s_axi_control">pos_embed_1, 0x88, 32, W, Data signal of pos_embed, </column>
                    <column name="s_axi_control">pos_embed_2, 0x8c, 32, W, Data signal of pos_embed, </column>
                    <column name="s_axi_control">attn_weights_1, 0x94, 32, W, Data signal of attn_weights, </column>
                    <column name="s_axi_control">attn_weights_2, 0x98, 32, W, Data signal of attn_weights, </column>
                    <column name="s_axi_control">attn_bias_1, 0xa0, 32, W, Data signal of attn_bias, </column>
                    <column name="s_axi_control">attn_bias_2, 0xa4, 32, W, Data signal of attn_bias, </column>
                    <column name="s_axi_control">vit_weights_l1_1, 0xac, 32, W, Data signal of vit_weights_l1, </column>
                    <column name="s_axi_control">vit_weights_l1_2, 0xb0, 32, W, Data signal of vit_weights_l1, </column>
                    <column name="s_axi_control">vit_bias_l1_1, 0xb8, 32, W, Data signal of vit_bias_l1, </column>
                    <column name="s_axi_control">vit_bias_l1_2, 0xbc, 32, W, Data signal of vit_bias_l1, </column>
                    <column name="s_axi_control">vit_weights_l2_1, 0xc4, 32, W, Data signal of vit_weights_l2, </column>
                    <column name="s_axi_control">vit_weights_l2_2, 0xc8, 32, W, Data signal of vit_weights_l2, </column>
                    <column name="s_axi_control">vit_bias_l2_1, 0xd0, 32, W, Data signal of vit_bias_l2, </column>
                    <column name="s_axi_control">vit_bias_l2_2, 0xd4, 32, W, Data signal of vit_bias_l2, </column>
                    <column name="s_axi_control">norm_weights_1, 0xdc, 32, W, Data signal of norm_weights, </column>
                    <column name="s_axi_control">norm_weights_2, 0xe0, 32, W, Data signal of norm_weights, </column>
                    <column name="s_axi_control">norm_bias_1, 0xe8, 32, W, Data signal of norm_bias, </column>
                    <column name="s_axi_control">norm_bias_2, 0xec, 32, W, Data signal of norm_bias, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="num_images">ap_none, 32, , </column>
                    <column name="reload_on_time_weights">ap_none, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="num_images">in, unsigned int</column>
                    <column name="reload_on_time_weights">in, bool</column>
                    <column name="images">inout, ap_ufixed&lt;8 0 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="x">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="tmp1">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="tmp2">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="tmp3">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="tmp_hidden">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="attn">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 4&gt;*</column>
                    <column name="attn_softmax_info">inout, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="patch_embed_weights">in, ap_fixed&lt;16 0 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="patch_embed_bias">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="pos_embed">in, vector&lt;ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt; 8&gt;*</column>
                    <column name="attn_weights">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="attn_bias">in, ap_fixed&lt;16 7 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="vit_weights_l1">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="vit_bias_l1">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="vit_weights_l2">in, ap_fixed&lt;16 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="vit_bias_l2">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="norm_weights">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="norm_bias">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="num_images">num_images, port, , </column>
                    <column name="reload_on_time_weights">reload_on_time_weights, port, , </column>
                    <column name="images">m_axi_inout1, interface, , </column>
                    <column name="images">s_axi_control, register, offset, name=images_1 offset=0x10 range=32</column>
                    <column name="images">s_axi_control, register, offset, name=images_2 offset=0x14 range=32</column>
                    <column name="x">m_axi_inout2, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x1c range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x20 range=32</column>
                    <column name="tmp1">m_axi_inout1, interface, , </column>
                    <column name="tmp1">s_axi_control, register, offset, name=tmp1_1 offset=0x28 range=32</column>
                    <column name="tmp1">s_axi_control, register, offset, name=tmp1_2 offset=0x2c range=32</column>
                    <column name="tmp2">m_axi_inout2, interface, , </column>
                    <column name="tmp2">s_axi_control, register, offset, name=tmp2_1 offset=0x34 range=32</column>
                    <column name="tmp2">s_axi_control, register, offset, name=tmp2_2 offset=0x38 range=32</column>
                    <column name="tmp3">m_axi_inout3, interface, , </column>
                    <column name="tmp3">s_axi_control, register, offset, name=tmp3_1 offset=0x40 range=32</column>
                    <column name="tmp3">s_axi_control, register, offset, name=tmp3_2 offset=0x44 range=32</column>
                    <column name="tmp_hidden">m_axi_inout4, interface, , </column>
                    <column name="tmp_hidden">s_axi_control, register, offset, name=tmp_hidden_1 offset=0x4c range=32</column>
                    <column name="tmp_hidden">s_axi_control, register, offset, name=tmp_hidden_2 offset=0x50 range=32</column>
                    <column name="attn">m_axi_inout1, interface, , </column>
                    <column name="attn">s_axi_control, register, offset, name=attn_1 offset=0x58 range=32</column>
                    <column name="attn">s_axi_control, register, offset, name=attn_2 offset=0x5c range=32</column>
                    <column name="attn_softmax_info">m_axi_inout4, interface, , </column>
                    <column name="attn_softmax_info">s_axi_control, register, offset, name=attn_softmax_info_1 offset=0x64 range=32</column>
                    <column name="attn_softmax_info">s_axi_control, register, offset, name=attn_softmax_info_2 offset=0x68 range=32</column>
                    <column name="patch_embed_weights">m_axi_weights, interface, , </column>
                    <column name="patch_embed_weights">s_axi_control, interface, offset, </column>
                    <column name="patch_embed_bias">m_axi_weights, interface, , </column>
                    <column name="patch_embed_bias">s_axi_control, interface, offset, </column>
                    <column name="pos_embed">m_axi_weights, interface, , </column>
                    <column name="pos_embed">s_axi_control, register, offset, name=pos_embed_1 offset=0x88 range=32</column>
                    <column name="pos_embed">s_axi_control, register, offset, name=pos_embed_2 offset=0x8c range=32</column>
                    <column name="attn_weights">m_axi_weights, interface, , </column>
                    <column name="attn_weights">s_axi_control, register, offset, name=attn_weights_1 offset=0x94 range=32</column>
                    <column name="attn_weights">s_axi_control, register, offset, name=attn_weights_2 offset=0x98 range=32</column>
                    <column name="attn_bias">m_axi_weights, interface, , </column>
                    <column name="attn_bias">s_axi_control, register, offset, name=attn_bias_1 offset=0xa0 range=32</column>
                    <column name="attn_bias">s_axi_control, register, offset, name=attn_bias_2 offset=0xa4 range=32</column>
                    <column name="vit_weights_l1">m_axi_weights, interface, , </column>
                    <column name="vit_weights_l1">s_axi_control, register, offset, name=vit_weights_l1_1 offset=0xac range=32</column>
                    <column name="vit_weights_l1">s_axi_control, register, offset, name=vit_weights_l1_2 offset=0xb0 range=32</column>
                    <column name="vit_bias_l1">m_axi_weights, interface, , </column>
                    <column name="vit_bias_l1">s_axi_control, register, offset, name=vit_bias_l1_1 offset=0xb8 range=32</column>
                    <column name="vit_bias_l1">s_axi_control, register, offset, name=vit_bias_l1_2 offset=0xbc range=32</column>
                    <column name="vit_weights_l2">m_axi_weights, interface, , </column>
                    <column name="vit_weights_l2">s_axi_control, register, offset, name=vit_weights_l2_1 offset=0xc4 range=32</column>
                    <column name="vit_weights_l2">s_axi_control, register, offset, name=vit_weights_l2_2 offset=0xc8 range=32</column>
                    <column name="vit_bias_l2">m_axi_weights, interface, , </column>
                    <column name="vit_bias_l2">s_axi_control, register, offset, name=vit_bias_l2_1 offset=0xd0 range=32</column>
                    <column name="vit_bias_l2">s_axi_control, register, offset, name=vit_bias_l2_2 offset=0xd4 range=32</column>
                    <column name="norm_weights">m_axi_weights, interface, , </column>
                    <column name="norm_weights">s_axi_control, register, offset, name=norm_weights_1 offset=0xdc range=32</column>
                    <column name="norm_weights">s_axi_control, register, offset, name=norm_weights_2 offset=0xe0 range=32</column>
                    <column name="norm_bias">m_axi_weights, interface, , </column>
                    <column name="norm_bias">s_axi_control, register, offset, name=norm_bias_1 offset=0xe8 range=32</column>
                    <column name="norm_bias">s_axi_control, register, offset, name=norm_bias_2 offset=0xec range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_inout2">_ln147_for_each_patch_x, write, 384, 256, Deit_cpp/src/conv.cpp:147:30</column>
                    <column name="m_axi_weights">_ln184_for_block_dim, read, 24, 256, Deit_cpp/src/conv.cpp:184:235</column>
                    <column name="m_axi_inout2">_ln184_for_block_dim, write, 24, 256, Deit_cpp/src/conv.cpp:184:235</column>
                    <column name="m_axi_inout2">_ln70_for_block_dim, read, 24, 256, Deit_cpp/src/layernorm.cpp:70:234</column>
                    <column name="m_axi_inout1">_ln106_for_block_dim, write, 24, 256, Deit_cpp/src/layernorm.cpp:106:235</column>
                    <column name="m_axi_inout1">_ln181_for_each_i, read, variable, 256, Deit_cpp/src/linear.cpp:181:24</column>
                    <column name="m_axi_inout2">_ln231_for_each_i, write, variable, 256, Deit_cpp/src/linear.cpp:231:24</column>
                    <column name="m_axi_inout2">_ln18_for_each_patch, read, 3096, 256, Deit_cpp/src/attention.cpp:18:24</column>
                    <column name="m_axi_inout3">_ln39_for_each_k_patch, read, 3096, 256, Deit_cpp/src/attention.cpp:39:33</column>
                    <column name="m_axi_inout4">_ln277_for_each_q_patch, write, 129, 256, Deit_cpp/src/attention.cpp:277:27</column>
                    <column name="m_axi_inout2">_ln39_for_each_k_patch, read, 3096, 256, Deit_cpp/src/attention.cpp:39:33</column>
                    <column name="m_axi_inout4">_ln388_for_each_q_patch, read, 129, 256, Deit_cpp/src/attention.cpp:388:27</column>
                    <column name="m_axi_inout1">_ln403_for_each_patch, write, 3096, 256, Deit_cpp/src/attention.cpp:403:25</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_inout1">image, _ln33_for_each_channel, Stride is incompatible, 214-230, Deit_cpp/src/conv.cpp:33:29</column>
                    <column name="m_axi_inout2inout3">k, _ln37_for_block_q_patch, Could not analyze pattern, 214-229, Deit_cpp/src/attention.cpp:37:307</column>
                    <column name="m_axi_weights">patch_embed_weights_load, _ln35_for_offset_dim_out, Stride is incompatible, 214-230, Deit_cpp/src/ViT.cpp:35:153</column>
                    <column name="m_axi_inout2inout3">k, _ln37_for_block_q_patch, Could not analyze pattern, 214-229, Deit_cpp/src/attention.cpp:37:307</column>
                    <column name="m_axi_inout2inout2">x, , Access is clobbered by store, 214-231, Deit_cpp/src/add.cpp:18:18</column>
                    <column name="m_axi_inout2inout2">out, , Access is clobbered by load, 214-231, Deit_cpp/src/add.cpp:18:16</column>
                    <column name="m_axi_weightsweightsweightsweightsweightsweights">weights_src, , Access is clobbered by store, 214-231, Deit_cpp/src/linear.cpp:65:78</column>
                    <column name="m_axi_weights">norm_weights, _ln52_for_block_dim_out, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/layernorm.cpp:52:254</column>
                    <column name="m_axi_weights">norm_bias, _ln40_for_block_dim_out, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/layernorm.cpp:40:254</column>
                    <column name="m_axi_weights">norm_weights, _ln28_for_block_dim_out, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/layernorm.cpp:28:254</column>
                    <column name="m_axi_weights">norm_bias, _ln16_for_block_dim_out, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/layernorm.cpp:16:254</column>
                    <column name="m_axi_weights">pos_embed, _ln184_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/conv.cpp:184:235</column>
                    <column name="m_axi_inout2">out, _ln184_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/conv.cpp:184:235</column>
                    <column name="m_axi_inout1">image, _ln39_for_block_patch_x, Could not widen since type i8 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/conv.cpp:39:322</column>
                    <column name="m_axi_inout2">x, _ln20_for_block_in_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:20:250</column>
                    <column name="m_axi_inout2inout3">k, _ln41_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:41:242</column>
                    <column name="m_axi_inout1">attn, _ln249_for_each_q_patch_offset, Could not widen since type i128 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/attention.cpp:249:45</column>
                    <column name="m_axi_inout4">attn_softmax_info, _ln277_for_each_q_patch, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:277:27</column>
                    <column name="m_axi_inout1">attn, _ln326_for_each_q_patch_offset, Could not widen since type i128 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/attention.cpp:326:45</column>
                    <column name="m_axi_inout4">attn_softmax_info, _ln388_for_each_q_patch, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:388:27</column>
                    <column name="m_axi_inout1">attn_matmul_v, _ln405_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:405:239</column>
                    <column name="m_axi_weights">patch_embed_weights_load, , Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/ViT.cpp:38:32</column>
                    <column name="m_axi_weights">patch_embed_bias_load, _ln13_for_block_dim_out, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/ViT.cpp:13:254</column>
                    <column name="m_axi_inout2inout3">k, _ln41_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/attention.cpp:41:242</column>
                    <column name="m_axi_inout2inout3inout2inout3inout4inout3">dst, _ln231_for_each_i, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/linear.cpp:231:24</column>
                    <column name="m_axi_inout1inout1inout1inout1inout1inout4">src, _ln181_for_each_i, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/linear.cpp:181:24</column>
                    <column name="m_axi_inout2inout2">x, _ln70_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/layernorm.cpp:70:234</column>
                    <column name="m_axi_weightsweightsweightsweights">bias_src, _ln130_for_each_src_block, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/linear.cpp:130:32</column>
                    <column name="m_axi_weightsweights">bias_src, _ln130_for_each_src_block, Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/linear.cpp:130:32</column>
                    <column name="m_axi_weightsweightsweightsweightsweightsweights">weights_src, , Could not widen since type i16 size is greater than or equal to alignment 1(bytes), 214-307, Deit_cpp/src/linear.cpp:65:78</column>
                    <column name="m_axi_inout2">out, _ln149_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/conv.cpp:149:239</column>
                    <column name="m_axi_inout1inout1">out, _ln106_for_block_dim, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 256, 214-353, Deit_cpp/src/layernorm.cpp:106:235</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="Deit_cpp/src/add.cpp:5" status="valid" parentFunction="compute_add" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/add.cpp:13" status="valid" parentFunction="compute_add" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="Deit_cpp/src/add.cpp:14" status="valid" parentFunction="compute_add" variable="x_blocks" isDirective="0" options="variable=x_blocks inter false"/>
        <Pragma type="dependence" location="Deit_cpp/src/add.cpp:15" status="valid" parentFunction="compute_add" variable="y_blocks" isDirective="0" options="variable=y_blocks inter false"/>
        <Pragma type="dependence" location="Deit_cpp/src/add.cpp:16" status="valid" parentFunction="compute_add" variable="out_blocks" isDirective="0" options="variable=out_blocks inter false"/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:16" status="valid" parentFunction="read_x" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:22" status="valid" parentFunction="read_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:35" status="valid" parentFunction="read_k_v" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:43" status="valid" parentFunction="read_k_v" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:64" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:67" status="valid" parentFunction="compute_q_matmul_k" variable="q_blocks" isDirective="0" options="variable=q_blocks complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:70" status="valid" parentFunction="compute_q_matmul_k" variable="attn_blocks" isDirective="0" options="variable=attn_blocks complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:71" status="valid" parentFunction="compute_q_matmul_k" variable="attn_blocks" isDirective="0" options="variable=attn_blocks complete dim=2"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:81" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options=""/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:95" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options="cycle=dim_iters"/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:123" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options="cycle=dim_iters"/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:151" status="valid" parentFunction="finalize_attn" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:154" status="valid" parentFunction="finalize_attn" variable="softmax_sums" isDirective="0" options="variable=softmax_sums complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:155" status="valid" parentFunction="finalize_attn" variable="softmax_sums" isDirective="0" options="variable=softmax_sums complete dim=2"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:157" status="valid" parentFunction="finalize_attn" variable="softmax_biases" isDirective="0" options="variable=softmax_biases complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:158" status="valid" parentFunction="finalize_attn" variable="softmax_biases" isDirective="0" options="variable=softmax_biases complete dim=2"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:161" status="valid" parentFunction="finalize_attn" variable="attn_blocks" isDirective="0" options="variable=attn_blocks complete dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:169" status="valid" parentFunction="finalize_attn" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="Deit_cpp/src/attention.cpp:170" status="valid" parentFunction="finalize_attn" variable="softmax_sums" isDirective="0" options="variable=softmax_sums inter true distance=q_patch_unadjusted_step"/>
        <Pragma type="dependence" location="Deit_cpp/src/attention.cpp:171" status="valid" parentFunction="finalize_attn" variable="softmax_biases" isDirective="0" options="variable=softmax_biases inter true distance=q_patch_unadjusted_step"/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:177" status="valid" parentFunction="finalize_attn" variable="" isDirective="0" options="cycle=q_patch_unadjusted_step"/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:224" status="valid" parentFunction="finalize_attn" variable="" isDirective="0" options="cycle=(NUM_PATCHES + 1)"/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:238" status="valid" parentFunction="write_attn" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:251" status="valid" parentFunction="write_attn" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:260" status="valid" parentFunction="write_attn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:275" status="valid" parentFunction="write_attn_softmax_info" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:279" status="valid" parentFunction="write_attn_softmax_info" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:292" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/attention.cpp:293" status="valid" parentFunction="compute_q_matmul_k" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:315" status="valid" parentFunction="read_attn" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:328" status="valid" parentFunction="read_attn" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:337" status="valid" parentFunction="read_attn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:349" status="valid" parentFunction="prepare_attn" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:352" status="valid" parentFunction="prepare_attn" variable="attn_blocks" isDirective="0" options="variable=attn_blocks complete dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:360" status="valid" parentFunction="prepare_attn" variable="" isDirective="0" options=""/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:367" status="valid" parentFunction="prepare_attn" variable="" isDirective="0" options="cycle=q_patch_step"/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:386" status="valid" parentFunction="read_attn_softmax_info" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:390" status="valid" parentFunction="read_attn_softmax_info" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:401" status="valid" parentFunction="write_attn_matmul_v" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:407" status="valid" parentFunction="write_attn_matmul_v" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:422" status="valid" parentFunction="compute_attn_matmul_v" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:425" status="valid" parentFunction="compute_attn_matmul_v" variable="acc_blocks" isDirective="0" options="variable=acc_blocks complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:427" status="valid" parentFunction="compute_attn_matmul_v" variable="attn" isDirective="0" options="variable=attn complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:428" status="valid" parentFunction="compute_attn_matmul_v" variable="attn" isDirective="0" options="variable=attn complete dim=2"/>
        <Pragma type="array_partition" location="Deit_cpp/src/attention.cpp:430" status="valid" parentFunction="compute_attn_matmul_v" variable="attn_softmax_info" isDirective="0" options="variable=attn_softmax_info complete dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/attention.cpp:438" status="valid" parentFunction="compute_attn_matmul_v" variable="" isDirective="0" options=""/>
        <Pragma type="occurrence" location="Deit_cpp/src/attention.cpp:444" status="valid" parentFunction="compute_attn_matmul_v" variable="" isDirective="0" options="cycle=dim_iters"/>
        <Pragma type="inline" location="Deit_cpp/src/attention.cpp:507" status="valid" parentFunction="compute_attn_matmul_v" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/attention.cpp:508" status="valid" parentFunction="compute_attn_matmul_v" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/conv.cpp:29" status="valid" parentFunction="patch_embed_accumulate_read" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="Deit_cpp/src/conv.cpp:55" status="valid" parentFunction="patch_embed_accumulate_compute" variable="" isDirective="0" options="off"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/conv.cpp:56" status="valid" parentFunction="patch_embed_accumulate_compute" variable="patches" isDirective="0" options="variable=patches cyclic factor=(IMAGE_BLOCK_SIZE / PATCH_WIDTH) dim=1"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/conv.cpp:57" status="valid" parentFunction="patch_embed_accumulate_compute" variable="patch_embed_weights" isDirective="0" options="variable=patch_embed_weights cyclic factor=FEATURE_BLOCK_SIZE dim=1"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/conv.cpp:58" status="valid" parentFunction="patch_embed_accumulate_compute" variable="patch_embed_weights" isDirective="0" options="variable=patch_embed_weights cyclic factor=PATCH_WIDTH dim=4"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/conv.cpp:59" status="valid" parentFunction="patch_embed_accumulate_compute" variable="patch_embed_bias" isDirective="0" options="variable=patch_embed_bias cyclic factor=FEATURE_BLOCK_SIZE dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/conv.cpp:71" status="valid" parentFunction="patch_embed_accumulate_compute" variable="" isDirective="0" options=""/>
        <Pragma type="occurrence" location="Deit_cpp/src/conv.cpp:75" status="valid" parentFunction="patch_embed_accumulate_compute" variable="" isDirective="0" options="cycle=dim_iters"/>
        <Pragma type="inline" location="Deit_cpp/src/conv.cpp:124" status="valid" parentFunction="patch_embed_accumulate" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/conv.cpp:125" status="valid" parentFunction="patch_embed_accumulate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/conv.cpp:142" status="valid" parentFunction="patch_embed_output" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/conv.cpp:151" status="valid" parentFunction="patch_embed_output" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/conv.cpp:164" status="valid" parentFunction="compute_patch_embed" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/conv.cpp:173" status="valid" parentFunction="compute_patch_embed" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/conv.cpp:186" status="valid" parentFunction="compute_patch_embed" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/gelu.cpp:195" status="valid" parentFunction="gelu" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="Deit_cpp/src/gelu.cpp:196" status="valid" parentFunction="gelu" variable="GELU_DELTA_TABLE" isDirective="0" options="variable=GELU_DELTA_TABLE type=ROM_NP"/>
        <Pragma type="unroll" location="Deit_cpp/src/gelu.cpp:221" status="valid" parentFunction="gelu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:13" status="valid" parentFunction="load_norms" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:18" status="valid" parentFunction="load_norms" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:30" status="valid" parentFunction="load_norms" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:42" status="valid" parentFunction="load_norms" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:54" status="valid" parentFunction="load_norms" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:66" status="valid" parentFunction="layernorm_accumulate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:72" status="valid" parentFunction="layernorm_accumulate" variable="" isDirective="0" options="rewind"/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:98" status="valid" parentFunction="layernorm_output" variable="" isDirective="0" options="off"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/layernorm.cpp:99" status="valid" parentFunction="layernorm_output" variable="weights" isDirective="0" options="variable=weights cyclic factor=FEATURE_BLOCK_SIZE dim=1"/>
        <Pragma type="array_reshape" location="Deit_cpp/src/layernorm.cpp:100" status="valid" parentFunction="layernorm_output" variable="bias" isDirective="0" options="variable=bias cyclic factor=FEATURE_BLOCK_SIZE dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/layernorm.cpp:108" status="valid" parentFunction="layernorm_output" variable="" isDirective="0" options="rewind"/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:129" status="valid" parentFunction="compute_norm" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/layernorm.cpp:133" status="valid" parentFunction="compute_norm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:147" status="valid" parentFunction="compute_norm1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/layernorm.cpp:153" status="valid" parentFunction="compute_norm2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:18" status="valid" parentFunction="load_linear_weights" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/linear.cpp:36" status="valid" parentFunction="load_linear_weights" variable="weights_cache" isDirective="0" options="variable=weights_cache complete dim=1"/>
        <Pragma type="array_partition" location="Deit_cpp/src/linear.cpp:37" status="valid" parentFunction="load_linear_weights" variable="weights_cache" isDirective="0" options="variable=weights_cache complete dim=2"/>
        <Pragma type="pipeline" location="Deit_cpp/src/linear.cpp:48" status="valid" parentFunction="load_linear_weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:112" status="valid" parentFunction="load_linear_bias" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/linear.cpp:125" status="valid" parentFunction="load_linear_bias" variable="bias_cache" isDirective="0" options="variable=bias_cache complete dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/linear.cpp:132" status="valid" parentFunction="load_linear_bias" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:168" status="valid" parentFunction="read_in_stream_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/linear.cpp:174" status="valid" parentFunction="read_in_stream_direct" variable="blocks" isDirective="0" options="variable=blocks complete"/>
        <Pragma type="pipeline" location="Deit_cpp/src/linear.cpp:183" status="warning" parentFunction="read_in_stream_direct" variable="" isDirective="0" options="">
            <Msg msg_id="214-335" msg_severity="INFO" msg_body="array_partition dim=1 type=complete  variable=blocks_0 1 read_in_stream_direct Deit_cpp/src/linear.cpp:173:16 Deit_cpp/src/linear.cpp:183:9blocks_0"/>
            <Msg msg_id="214-270" msg_severity="INFO" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_0' due to pipeline pragma"/>
            <Msg msg_id="214-335" msg_severity="INFO" msg_body="array_partition dim=1 type=complete  variable=blocks_1 1 read_in_stream_direct Deit_cpp/src/linear.cpp:173:16 Deit_cpp/src/linear.cpp:183:9blocks_1"/>
            <Msg msg_id="214-270" msg_severity="INFO" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_1' due to pipeline pragma"/>
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'blocks_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'blocks_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="occurrence" location="Deit_cpp/src/linear.cpp:192" status="valid" parentFunction="read_in_stream_direct" variable="" isDirective="0" options="cycle=num_blocks"/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:218" status="valid" parentFunction="write_out_stream_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="Deit_cpp/src/linear.cpp:224" status="valid" parentFunction="write_out_stream_direct" variable="blocks" isDirective="0" options="variable=blocks complete"/>
        <Pragma type="pipeline" location="Deit_cpp/src/linear.cpp:233" status="valid" parentFunction="write_out_stream_direct" variable="" isDirective="0" options=""/>
        <Pragma type="occurrence" location="Deit_cpp/src/linear.cpp:240" status="valid" parentFunction="write_out_stream_direct" variable="" isDirective="0" options="cycle=num_blocks"/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:270" status="valid" parentFunction="compute_linear_on_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="aggregate" location="Deit_cpp/src/linear.cpp:272" status="valid" parentFunction="compute_linear_on_stream" variable="weights" isDirective="0" options="variable=weights"/>
        <Pragma type="aggregate" location="Deit_cpp/src/linear.cpp:273" status="valid" parentFunction="compute_linear_on_stream" variable="bias" isDirective="0" options="variable=bias"/>
        <Pragma type="pipeline" location="Deit_cpp/src/linear.cpp:292" status="valid" parentFunction="compute_linear_on_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Deit_cpp/src/linear.cpp:343" status="valid" parentFunction="compute_linear" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="Deit_cpp/src/linear.cpp:344" status="valid" parentFunction="compute_linear" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="Deit_cpp/src/linear.cpp:347" status="valid" parentFunction="compute_linear" variable="in_stream" isDirective="0" options="variable=in_stream depth=(MAX_LINEAR_IN_DIM / LINEAR_IN_SIZE)"/>
        <Pragma type="stream" location="Deit_cpp/src/linear.cpp:350" status="valid" parentFunction="compute_linear" variable="index_stream" isDirective="0" options="variable=index_stream depth=8"/>
        <Pragma type="inline" location="Deit_cpp/src/ViT.cpp:10" status="valid" parentFunction="load_one_time_weights" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="Deit_cpp/src/ViT.cpp:15" status="valid" parentFunction="load_one_time_weights" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Deit_cpp/src/ViT.cpp:27" status="valid" parentFunction="load_one_time_weights" variable="weights_cache" isDirective="0" options="variable=weights_cache complete dim=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/ViT.cpp:37" status="valid" parentFunction="load_one_time_weights" variable="" isDirective="0" options=""/>
        <Pragma type="occurence" location="Deit_cpp/src/ViT.cpp:41" status="invalid" parentFunction="load_one_time_weights" variable="" isDirective="0" options="cycle">
            <Msg msg_id="207-5572" msg_severity="WARNING" msg_body="unknown HLS pragma ignored"/>
        </Pragma>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:92" status="valid" parentFunction="vit_act" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:94" status="valid" parentFunction="vit_act" variable="tmp1" isDirective="0" options="m_axi depth=1 port=tmp1 offset=slave bundle=inout1 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:95" status="valid" parentFunction="vit_act" variable="tmp2" isDirective="0" options="m_axi depth=1 port=tmp2 offset=slave bundle=inout2 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:96" status="valid" parentFunction="vit_act" variable="tmp3" isDirective="0" options="m_axi depth=1 port=tmp3 offset=slave bundle=inout3 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:97" status="valid" parentFunction="vit_act" variable="tmp_hidden" isDirective="0" options="m_axi depth=1 port=tmp_hidden offset=slave bundle=inout4 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:98" status="valid" parentFunction="vit_act" variable="attn" isDirective="0" options="m_axi depth=1 port=attn offset=slave bundle=inout1 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:99" status="valid" parentFunction="vit_act" variable="attn_softmax_info" isDirective="0" options="m_axi depth=1 port=attn_softmax_info offset=slave bundle=inout4 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:100" status="valid" parentFunction="vit_act" variable="images" isDirective="0" options="m_axi depth=1 port=images offset=slave bundle=inout1 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:101" status="valid" parentFunction="vit_act" variable="x" isDirective="0" options="m_axi depth=1 port=x offset=slave bundle=inout2 max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:102" status="valid" parentFunction="vit_act" variable="patch_embed_weights" isDirective="0" options="m_axi depth=1 port=patch_embed_weights offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:103" status="valid" parentFunction="vit_act" variable="patch_embed_bias" isDirective="0" options="m_axi depth=1 port=patch_embed_bias offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:104" status="valid" parentFunction="vit_act" variable="pos_embed" isDirective="0" options="m_axi depth=1 port=pos_embed offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:105" status="valid" parentFunction="vit_act" variable="attn_weights" isDirective="0" options="m_axi depth=1 port=attn_weights offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:106" status="valid" parentFunction="vit_act" variable="attn_bias" isDirective="0" options="m_axi depth=1 port=attn_bias offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:107" status="valid" parentFunction="vit_act" variable="vit_weights_l1" isDirective="0" options="m_axi depth=1 port=vit_weights_l1 offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:108" status="valid" parentFunction="vit_act" variable="vit_bias_l1" isDirective="0" options="m_axi depth=1 port=vit_bias_l1 offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:109" status="valid" parentFunction="vit_act" variable="vit_weights_l2" isDirective="0" options="m_axi depth=1 port=vit_weights_l2 offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:110" status="valid" parentFunction="vit_act" variable="vit_bias_l2" isDirective="0" options="m_axi depth=1 port=vit_bias_l2 offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:111" status="valid" parentFunction="vit_act" variable="norm_weights" isDirective="0" options="m_axi depth=1 port=norm_weights offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="interface" location="Deit_cpp/src/ViT.cpp:112" status="valid" parentFunction="vit_act" variable="norm_bias" isDirective="0" options="m_axi depth=1 port=norm_bias offset=slave bundle=weights max_widen_bitwidth=AXI_XFER_BIT_WIDTH"/>
        <Pragma type="allocation" location="Deit_cpp/src/ViT.cpp:114" status="valid" parentFunction="vit_act" variable="" isDirective="0" options="function instances=compute_linear limit=1"/>
        <Pragma type="allocation" location="Deit_cpp/src/ViT.cpp:115" status="valid" parentFunction="vit_act" variable="" isDirective="0" options="function instances=load_linear_weights limit=1"/>
        <Pragma type="allocation" location="Deit_cpp/src/ViT.cpp:116" status="invalid" parentFunction="vit_act" variable="" isDirective="0" options="function instances=load_linear_weights&lt;">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '&lt;', expects identifier"/>
        </Pragma>
        <Pragma type="allocation" location="Deit_cpp/src/ViT.cpp:117" status="invalid" parentFunction="vit_act" variable="" isDirective="0" options="function instances=load_linear_weights&lt;">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="unexpected pragma argument '&lt;', expects identifier"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="Deit_cpp/src/ViT.cpp:126" status="valid" parentFunction="vit_act" variable="" isDirective="0" options="min=1 max=1 avg=1"/>
        <Pragma type="pipeline" location="Deit_cpp/src/ViT.cpp:127" status="valid" parentFunction="vit_act" variable="" isDirective="0" options="off"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="compute_norm" options="dim=2 type=complete  variable=x_patch" pragmaLocId="Deit_cpp/src/layernorm.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="Deit_cpp/src/layernorm.cpp:108" srcPragmaSource="pragma" srcIsDirective="0" variable="x_patch" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="read_in_stream_direct" options="dim=1 type=complete  variable=blocks_0" pragmaLocId="Deit_cpp/src/linear.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="Deit_cpp/src/linear.cpp:183" srcPragmaSource="pragma" srcIsDirective="0" variable="blocks_0" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="read_in_stream_direct" options="dim=1 type=complete  variable=blocks_1" pragmaLocId="Deit_cpp/src/linear.cpp:0:3" srcPragmaType="pipeline" srcPragmaLoc="Deit_cpp/src/linear.cpp:183" srcPragmaSource="pragma" srcIsDirective="0" variable="blocks_1" varLoc=""/>
    </AutoPragmaReport>
</profile>

