# Reading F:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do ep8_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/my_clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:29 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/my_clock.v 
# -- Compiling module my_clock
# 
# Top level modules:
# 	my_clock
# End time: 23:51:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:29 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/keyboard.v 
# -- Compiling module keyboard
# 
# Top level modules:
# 	keyboard
# End time: 23:51:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/ASCII.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:29 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/ASCII.v 
# -- Compiling module ASCII
# 
# Top level modules:
# 	ASCII
# End time: 23:51:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/ROM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:29 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/ROM1.v 
# -- Compiling module ROM1
# 
# Top level modules:
# 	ROM1
# End time: 23:51:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/ROM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:29 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/ROM2.v 
# -- Compiling module ROM2
# 
# Top level modules:
# 	ROM2
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/count.v 
# -- Compiling module count
# 
# Top level modules:
# 	count
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/code.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/code.v 
# -- Compiling module code
# 
# Top level modules:
# 	code
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/ep8_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/ep8_2.v 
# -- Compiling module ep8_2
# 
# Top level modules:
# 	ep8_2
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/ps2_keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/ps2_keyboard.v 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2 {F:/FPGA Project/ep8/ep8_2/my_hex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2" F:/FPGA Project/ep8/ep8_2/my_hex.v 
# -- Compiling module my_hex
# 
# Top level modules:
# 	my_hex
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep8/ep8_2/simulation/modelsim {F:/FPGA Project/ep8/ep8_2/simulation/modelsim/ep8_2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:30 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep8/ep8_2/simulation/modelsim" F:/FPGA Project/ep8/ep8_2/simulation/modelsim/ep8_2.vt 
# -- Compiling module ep8_2_vlg_tst
# 
# Top level modules:
# 	ep8_2_vlg_tst
# End time: 23:51:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ep8_2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ep8_2_vlg_tst 
# Start time: 23:51:30 on Nov 19,2019
# Loading work.ep8_2_vlg_tst
# Loading work.ep8_2
# Loading work.keyboard
# Loading work.my_clock
# Loading work.ps2_keyboard
# Loading work.ROM1
# Loading altera_mf_ver.altsyncram
# Loading work.ROM2
# Loading work.code
# Loading work.my_hex
# Loading work.ASCII
# Loading work.count
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module code at F:/FPGA Project/ep8/ep8_2/code.v line 14
# End time: 00:05:10 on Nov 20,2019, Elapsed time: 0:13:40
# Errors: 0, Warnings: 0
