//------------------------------------------------------------------
// Simple Testbench for 4-bits adder file
// 
// SystemC for VHDL engineers
// (c)www.ht-lab.com
//------------------------------------------------------------------

#include <systemc.h>

#include "alu.h"
#include "stim.h"
#include "check.h"

int sc_main(int argc, char* argv[])
{
    sc_signal<sc_int<16> > ain, bin, result;
    sc_signal<sc_uint<4> > opcode;
	sc_signal<bool> zflag, oflag;

    //sc_start(0, SC_NS);               // Run simulation
    sc_clock clk("clk",10,SC_NS,0.5);   // Create a clock signal

    alu DUT("adder");                 // Instantiate Device Under Test
    DUT.ain(ain);                       // Connect ports
    DUT.bin(bin);
    DUT.opcode(opcode);
    DUT.result(result);
    DUT.zflag(zflag);
    DUT.oflag(oflag);

    stim STIM("stimulus");              // Instantiate stimulus generator
    STIM.clk(clk);  
    STIM.ain(ain);
    STIM.bin(bin);
    STIM.opcode(opcode);

    check CHECK("checker");             // Instantiate checker
    CHECK.clk(clk); 
    CHECK.ain(ain);
    CHECK.bin(bin);
    CHECK.opcode(opcode);
    CHECK.result(result);
    CHECK.zflag(zflag);
    CHECK.oflag(oflag);

	sc_start(SC_ZERO_TIME);   // initialize the simulation engine
	/*
	sc_trace_file *tf = sc_create_vcd_trace_file("trace");
	sc_trace(tf, ain, "ain");
	sc_trace(tf, bin, "bin");
	sc_trace(tf, sum, "sum");
	sc_trace(tf, ci, "ci");
	sc_trace(tf, co, "co");
	sc_trace(tf, clk, "clk");
	sc_trace(tf, oflag, "oflag");
	sc_trace(tf, zflag, "zflag");
	*/
    sc_start(200, SC_NS);               // Run simulation

	//sc_close_vcd_trace_file(tf);    // close file and weâ€™re done
    return 0;                           // Return OK, no errors.
}
