$date
	Fri Aug 26 10:17:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#20
0"
0!
1%
#40
1"
1!
0%
1$
#60
0"
0!
1%
#80
1"
1!
0%
0$
1#
#100
0"
0!
1%
#120
1"
1!
1&
0%
1$
#140
0!
1%
