#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
#
#  File:
#        stats_regs_defines.tcl
#
#  Description:
#        This file is automatically generated with tcl defines for the software
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

set STATS_REGS_ID_0_OFFSET 0x0
set STATS_REGS_ID_0_DEFAULT 0x000057A7
set STATS_REGS_ID_0_WIDTH 32
set STATS_REGS_VERSION_0_OFFSET 0x4
set STATS_REGS_VERSION_0_DEFAULT 0x1
set STATS_REGS_VERSION_0_WIDTH 32
set STATS_REGS_RESET_0_OFFSET 0x8
set STATS_REGS_RESET_0_DEFAULT 0x0
set STATS_REGS_RESET_0_WIDTH 16
set STATS_REGS_FLIP_0_OFFSET 0xC
set STATS_REGS_FLIP_0_DEFAULT 0x0
set STATS_REGS_FLIP_0_WIDTH 32
set STATS_REGS_DEBUG_0_OFFSET 0x10
set STATS_REGS_DEBUG_0_DEFAULT 0x0
set STATS_REGS_DEBUG_0_WIDTH 32
set STATS_REGS_PKTIN_0_OFFSET 0x14
set STATS_REGS_PKTIN_0_DEFAULT 0x0
set STATS_REGS_PKTIN_0_WIDTH 32
set STATS_REGS_PKTOUT_0_OFFSET 0x18
set STATS_REGS_PKTOUT_0_DEFAULT 0x0
set STATS_REGS_PKTOUT_0_WIDTH 32
set STATS_REGS_TESTTRIGGER_0_OFFSET 0x1C
set STATS_REGS_TESTTRIGGER_0_DEFAULT 0x0
set STATS_REGS_TESTTRIGGER_0_WIDTH 32
set STATS_REGS_BWGRANULARITY_0_OFFSET 0x20
set STATS_REGS_BWGRANULARITY_0_DEFAULT 0x30d40
set STATS_REGS_BWGRANULARITY_0_WIDTH 32
set STATS_REGS_BWDIVISOR_0_OFFSET 0x24
set STATS_REGS_BWDIVISOR_0_DEFAULT 0x1
set STATS_REGS_BWDIVISOR_0_WIDTH 32
set STATS_REGS_BURSTGAP_0_OFFSET 0x28
set STATS_REGS_BURSTGAP_0_DEFAULT 0x0
set STATS_REGS_BURSTGAP_0_WIDTH 32
set STATS_REGS_TESTEND_0_OFFSET 0x2C
set STATS_REGS_TESTEND_0_DEFAULT 0x0
set STATS_REGS_TESTEND_0_WIDTH 32
set STATS_REGS_FIRSTTIME_0_OFFSET 0x30
set STATS_REGS_FIRSTTIME_0_DEFAULT 0x0
set STATS_REGS_FIRSTTIME_0_WIDTH 32
set STATS_REGS_LASTTIME_0_OFFSET 0x34
set STATS_REGS_LASTTIME_0_DEFAULT 0x0
set STATS_REGS_LASTTIME_0_WIDTH 32
set STATS_REGS_LASTBW_0_OFFSET 0x38
set STATS_REGS_LASTBW_0_DEFAULT 0x0
set STATS_REGS_LASTBW_0_WIDTH 32
set STATS_REGS_INPUTSEL_0_OFFSET 0x3C
set STATS_REGS_INPUTSEL_0_DEFAULT 0x0
set STATS_REGS_INPUTSEL_0_WIDTH 32
set STATS_REGS_ARPCOUNT_0_OFFSET 0x40
set STATS_REGS_ARPCOUNT_0_DEFAULT 0x0
set STATS_REGS_ARPCOUNT_0_WIDTH 32
set STATS_REGS_IP4COUNT_0_OFFSET 0x44
set STATS_REGS_IP4COUNT_0_DEFAULT 0x0
set STATS_REGS_IP4COUNT_0_WIDTH 32
set STATS_REGS_IP6COUNT_0_OFFSET 0x48
set STATS_REGS_IP6COUNT_0_DEFAULT 0x0
set STATS_REGS_IP6COUNT_0_WIDTH 32
set STATS_REGS_TCPCOUNT_0_OFFSET 0x4C
set STATS_REGS_TCPCOUNT_0_DEFAULT 0x0
set STATS_REGS_TCPCOUNT_0_WIDTH 32
set STATS_REGS_UDPCOUNT_0_OFFSET 0x50
set STATS_REGS_UDPCOUNT_0_DEFAULT 0x0
set STATS_REGS_UDPCOUNT_0_WIDTH 32
set STATS_REGS_SYNCOUNT_0_OFFSET 0x54
set STATS_REGS_SYNCOUNT_0_DEFAULT 0x0
set STATS_REGS_SYNCOUNT_0_WIDTH 32
set STATS_REGS_FINCOUNT_0_OFFSET 0x58
set STATS_REGS_FINCOUNT_0_DEFAULT 0x0
set STATS_REGS_FINCOUNT_0_WIDTH 32
set STATS_REGS_FLOWIDCOUNT_0_OFFSET 0x5C
set STATS_REGS_FLOWIDCOUNT_0_DEFAULT 0x0
set STATS_REGS_FLOWIDCOUNT_0_WIDTH 32
set STATS_REGS_PATTERNMATCH1_0_OFFSET 0x60
set STATS_REGS_PATTERNMATCH1_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH1_0_WIDTH 32
set STATS_REGS_PATTERNMATCH2_0_OFFSET 0x64
set STATS_REGS_PATTERNMATCH2_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH2_0_WIDTH 32
set STATS_REGS_PATTERNMATCH3_0_OFFSET 0x68
set STATS_REGS_PATTERNMATCH3_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH3_0_WIDTH 32
set STATS_REGS_PATTERNMATCH4_0_OFFSET 0x6C
set STATS_REGS_PATTERNMATCH4_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH4_0_WIDTH 32
set STATS_REGS_PATTERNMATCH5_0_OFFSET 0x70
set STATS_REGS_PATTERNMATCH5_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH5_0_WIDTH 32
set STATS_REGS_PATTERNMATCH6_0_OFFSET 0x74
set STATS_REGS_PATTERNMATCH6_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH6_0_WIDTH 32
set STATS_REGS_PATTERNMATCH7_0_OFFSET 0x78
set STATS_REGS_PATTERNMATCH7_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH7_0_WIDTH 32
set STATS_REGS_PATTERNMATCH8_0_OFFSET 0x7C
set STATS_REGS_PATTERNMATCH8_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH8_0_WIDTH 32
set STATS_REGS_PATTERNMATCH9_0_OFFSET 0x80
set STATS_REGS_PATTERNMATCH9_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH9_0_WIDTH 32
set STATS_REGS_PATTERNMATCH10_0_OFFSET 0x84
set STATS_REGS_PATTERNMATCH10_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH10_0_WIDTH 32
set STATS_REGS_PATTERNMATCH11_0_OFFSET 0x88
set STATS_REGS_PATTERNMATCH11_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH11_0_WIDTH 32
set STATS_REGS_PATTERNMATCH12_0_OFFSET 0x8C
set STATS_REGS_PATTERNMATCH12_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH12_0_WIDTH 32
set STATS_REGS_PATTERNMATCH13_0_OFFSET 0x90
set STATS_REGS_PATTERNMATCH13_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH13_0_WIDTH 32
set STATS_REGS_PATTERNMATCH14_0_OFFSET 0x94
set STATS_REGS_PATTERNMATCH14_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH14_0_WIDTH 32
set STATS_REGS_PATTERNMATCH15_0_OFFSET 0x98
set STATS_REGS_PATTERNMATCH15_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH15_0_WIDTH 32
set STATS_REGS_PATTERNMATCH16_0_OFFSET 0x9C
set STATS_REGS_PATTERNMATCH16_0_DEFAULT 0x0
set STATS_REGS_PATTERNMATCH16_0_WIDTH 32
set STATS_REGS_PATTERNMASK1_0_OFFSET 0xA0
set STATS_REGS_PATTERNMASK1_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK1_0_WIDTH 32
set STATS_REGS_PATTERNMASK2_0_OFFSET 0xA4
set STATS_REGS_PATTERNMASK2_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK2_0_WIDTH 32
set STATS_REGS_PATTERNMASK3_0_OFFSET 0xA8
set STATS_REGS_PATTERNMASK3_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK3_0_WIDTH 32
set STATS_REGS_PATTERNMASK4_0_OFFSET 0xAC
set STATS_REGS_PATTERNMASK4_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK4_0_WIDTH 32
set STATS_REGS_PATTERNMASK5_0_OFFSET 0xB0
set STATS_REGS_PATTERNMASK5_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK5_0_WIDTH 32
set STATS_REGS_PATTERNMASK6_0_OFFSET 0xB4
set STATS_REGS_PATTERNMASK6_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK6_0_WIDTH 32
set STATS_REGS_PATTERNMASK7_0_OFFSET 0xB8
set STATS_REGS_PATTERNMASK7_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK7_0_WIDTH 32
set STATS_REGS_PATTERNMASK8_0_OFFSET 0xBC
set STATS_REGS_PATTERNMASK8_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK8_0_WIDTH 32
set STATS_REGS_PATTERNMASK9_0_OFFSET 0xC0
set STATS_REGS_PATTERNMASK9_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK9_0_WIDTH 32
set STATS_REGS_PATTERNMASK10_0_OFFSET 0xC4
set STATS_REGS_PATTERNMASK10_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK10_0_WIDTH 32
set STATS_REGS_PATTERNMASK11_0_OFFSET 0xC8
set STATS_REGS_PATTERNMASK11_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK11_0_WIDTH 32
set STATS_REGS_PATTERNMASK12_0_OFFSET 0xCC
set STATS_REGS_PATTERNMASK12_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK12_0_WIDTH 32
set STATS_REGS_PATTERNMASK13_0_OFFSET 0xD0
set STATS_REGS_PATTERNMASK13_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK13_0_WIDTH 32
set STATS_REGS_PATTERNMASK14_0_OFFSET 0xD4
set STATS_REGS_PATTERNMASK14_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK14_0_WIDTH 32
set STATS_REGS_PATTERNMASK15_0_OFFSET 0xD8
set STATS_REGS_PATTERNMASK15_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK15_0_WIDTH 32
set STATS_REGS_PATTERNMASK16_0_OFFSET 0xDC
set STATS_REGS_PATTERNMASK16_0_DEFAULT 0x0
set STATS_REGS_PATTERNMASK16_0_WIDTH 32
set STATS_REGS_MATCHCOUNT_0_OFFSET 0xE0
set STATS_REGS_MATCHCOUNT_0_DEFAULT 0x0
set STATS_REGS_MATCHCOUNT_0_WIDTH 32
set STATS_REGS_INDIRECTADDRESS_0_OFFSET 0x100
set STATS_REGS_INDIRECTADDRESS_0_DEFAULT 0x0
set STATS_REGS_INDIRECTADDRESS_0_WIDTH 32
set STATS_REGS_INDIRECTWRDATA_0_OFFSET 0x104
set STATS_REGS_INDIRECTWRDATA_0_DEFAULT 0x0
set STATS_REGS_INDIRECTWRDATA_0_WIDTH 32
set STATS_REGS_INDIRECTREPLY_0_OFFSET 0x108
set STATS_REGS_INDIRECTREPLY_0_DEFAULT 0x0
set STATS_REGS_INDIRECTREPLY_0_WIDTH 32
set STATS_REGS_INDIRECTCOMMAND_0_OFFSET 0x10C
set STATS_REGS_INDIRECTCOMMAND_0_DEFAULT 0x0
set STATS_REGS_INDIRECTCOMMAND_0_WIDTH 32
set STATS_REGS_INDIRECTCONFIG_0_OFFSET 0x110
set STATS_REGS_INDIRECTCONFIG_0_DEFAULT 0x0
set STATS_REGS_INDIRECTCONFIG_0_WIDTH 32
set STATS_MEM_PKTSIZEMEM_0_WIDTH 32
set STATS_MEM_PKTSIZEMEM_0_DEPTH 2048
set STATS_MEM_PKTSIZEMEM_0_ADDRESS 0x0
set STATS_MEM_IPGMEM_0_WIDTH 32
set STATS_MEM_IPGMEM_0_DEPTH 4096
set STATS_MEM_IPGMEM_0_ADDRESS 0x10000000
set STATS_MEM_BURSTMEM_0_WIDTH 32
set STATS_MEM_BURSTMEM_0_DEPTH 8192
set STATS_MEM_BURSTMEM_0_ADDRESS 0x20000000
set STATS_MEM_BWMEM_0_WIDTH 32
set STATS_MEM_BWMEM_0_DEPTH 8192
set STATS_MEM_BWMEM_0_ADDRESS 0x30000000
set STATS_MEM_BWTSMEM_0_WIDTH 32
set STATS_MEM_BWTSMEM_0_DEPTH 8192
set STATS_MEM_BWTSMEM_0_ADDRESS 0x40000000
set STATS_MEM_PPSMEM_0_WIDTH 32
set STATS_MEM_PPSMEM_0_DEPTH 8192
set STATS_MEM_PPSMEM_0_ADDRESS 0x50000000
set STATS_MEM_FLOWIDMEM_0_WIDTH 32
set STATS_MEM_FLOWIDMEM_0_DEPTH 2048
set STATS_MEM_FLOWIDMEM_0_ADDRESS 0x60000000
set STATS_MEM_WINDOWSIZEMEM_0_WIDTH 32
set STATS_MEM_WINDOWSIZEMEM_0_DEPTH 2048
set STATS_MEM_WINDOWSIZEMEM_0_ADDRESS 0x70000000
