# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_Fetch.do
# 1
# 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:59:24 on Mar 07,2023
# vcom -reportprogress 300 /*.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Fetch
# -- Compiling architecture mixed of tb_Fetch
# End time: 21:59:24 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:59:24 on Mar 07,2023
# vcom -reportprogress 300 ../../src/fetch/fetch.vhd ../../src/fetch/full_adder.vhd ../../src/fetch/program_counter.vhd ../../src/fetch/ripple_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch
# -- Compiling architecture mixed of fetch
# -- Compiling entity full_adder
# -- Compiling architecture behavorial of full_adder
# -- Compiling entity program_counter
# -- Compiling architecture datapath of program_counter
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# End time: 21:59:24 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_Fetch 
# Start time: 21:59:24 on Mar 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_fetch(mixed)#1
# Loading work.fetch(mixed)#1
# Loading work.program_counter(datapath)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(behavorial)#1
# 0 ns
# 709 ns
# End time: 22:01:33 on Mar 07,2023, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
