Fitter report for top_converter_hps_innovate
Fri Apr 15 10:04:00 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Apr 15 10:04:00 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top_converter_hps_innovate                      ;
; Top-level Entity Name           ; top_converter_hps_innovate                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 5,366 / 41,910 ( 13 % )                         ;
; Total registers                 ; 5292                                            ;
; Total pins                      ; 180 / 314 ( 57 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 84,000 / 5,662,720 ( 1 % )                      ;
; Total RAM Blocks                ; 9 / 553 ( 2 % )                                 ;
; Total DSP Blocks                ; 39 / 112 ( 35 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7        ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                 ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                 ;                                       ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                  ; Off                                   ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   2.6%      ;
;     Processor 5            ;   2.6%      ;
;     Processor 6            ;   2.6%      ;
;     Processor 7            ;   2.6%      ;
;     Processor 8            ;   2.6%      ;
;     Processor 9            ;   2.6%      ;
;     Processor 10           ;   2.5%      ;
;     Processor 11           ;   2.5%      ;
;     Processor 12           ;   2.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; RST~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                           ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                            ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                              ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                            ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                           ; CLKOUT                   ;                       ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                            ; CLKOUT                   ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                          ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]                                                                            ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35]                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                                         ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[32]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[33]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[34]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                                        ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[14]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[15]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[16]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[17]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[18]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[19]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[20]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[21]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[22]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[23]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[24]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[25]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[26]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[27]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[28]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[29]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[30]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|result_output_reg[31]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80               ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_hl_pl[0][0] ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][32] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][33] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][34] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~mult_ll_pl[0][35] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421              ; RESULTA                  ;                       ;
; ADC7476:U1_R|\Bufffer_SPI:cont[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ADC7476:U1_R|\Bufffer_SPI:cont[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ADC7476:U1_T|\Bufffer_SPI:cont[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ADC7476:U1_T|\Bufffer_SPI:cont[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[22]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[22]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[25]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[25]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[29]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[29]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[29]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[29]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[28]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[28]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[29]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[29]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[30]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[30]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe133                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe133~DUPLICATE                                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[25]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[2]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[6]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe144                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe144~DUPLICATE                                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[18]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[24]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[28]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[30]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[30]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[4]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[26]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[3]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[5]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[10]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[11]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[12]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[13]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[14]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[21]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[23]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[1]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[7]~DUPLICATE                                                              ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[15]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[16]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[17]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[27]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i|result[31]~DUPLICATE                                                             ;                          ;                       ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe162                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated|dffe162~DUPLICATE                                                                             ;                          ;                       ;
; \process_1:vwot[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; \process_1:vwot[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; \process_1:vwot[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; \process_1:vwot[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; automate:U3|ep.Wait_DAC                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; automate:U3|ep.Wait_DAC~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; automate:U3|fin_calcul                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; automate:U3|fin_calcul~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; automateSW:U5_R|scount[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; automateSW:U5_R|scount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; dutyratio_sreg:U4_T|alpha[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dutyratio_sreg:U4_T|alpha[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; machinetm:D5|ep.TempsMort1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D5|ep.TempsMort1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; machinetm:D5|ep.Un_Zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D5|ep.Un_Zero~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; machinetm:D5|fin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D5|fin~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; machinetm:D5|temp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D5|temp[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; machinetm:D6|ep.TempsMort2                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D6|ep.TempsMort2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; machinetm:D6|temp[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D6|temp[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; machinetm:D7|temp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D7|temp[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; machinetm:D13|ep.TempsMort1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D13|ep.TempsMort1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; machinetm:D13|ep.Un_Zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D13|ep.Un_Zero~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; machinetm:D13|temp[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; machinetm:D13|temp[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; scount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; scount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S0|temp[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S0|temp[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S0|temp[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S0|temp[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S1|fase1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|fase1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signalcontrol:S1|fase2[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|fase2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S1|tphi[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|tphi[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S1|tphi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|tphi[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S1|tphi[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|tphi[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S1|tphi[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S1|tphi[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signalcontrol:S2|fase1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S2|fase1[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S2|talpha[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S2|talpha[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S2|talpha[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S2|talpha[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S2|talpha[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S2|talpha[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S2|talpha[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S2|talpha[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S3|fase1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S3|fase1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signalcontrol:S3|talpha[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S3|talpha[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S3|talpha[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S3|talpha[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S3|talpha[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S3|talpha[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S3|talpha[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S3|talpha[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S4|fase1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S4|fase1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signalcontrol:S4|talpha[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S4|talpha[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signalcontrol:S4|talpha[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signalcontrol:S4|talpha[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_phase:U6|automate_phase:U2|scount[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|automate_phase:U2|scount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_phase:U6|automate_phase:U2|scount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|automate_phase:U2|scount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_phase:U6|automate_phase:U2|scount[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|automate_phase:U2|scount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_phase:U6|automate_phase:U2|scuenta[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|automate_phase:U2|scuenta[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_phase:U6|control_phase:U1|sphi[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|control_phase:U1|sphi[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_phase:U6|control_phase:U1|sphi[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_phase:U6|control_phase:U1|sphi[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                   ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                    ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                     ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; top_converter_hps_innovate                  ;              ; U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 16786 ) ; 0.00 % ( 0 / 16786 )       ; 0.00 % ( 0 / 16786 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 16786 ) ; 0.00 % ( 0 / 16786 )       ; 0.00 % ( 0 / 16786 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------------------------------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                ;
; cpu_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                 ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 15977 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; cpu_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/output_files/top_converter_hps_innovate.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,366 / 41,910        ; 13 %  ;
; ALMs needed [=A-B+C]                                        ; 5,366                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,515 / 41,910        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,144                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,120                 ;       ;
;         [c] ALMs used for registers                         ; 251                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 244 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 95 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 95                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 755 / 4,191           ; 18 %  ;
;     -- Logic LABs                                           ; 755                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,963                 ;       ;
;     -- 7 input functions                                    ; 9                     ;       ;
;     -- 6 input functions                                    ; 672                   ;       ;
;     -- 5 input functions                                    ; 652                   ;       ;
;     -- 4 input functions                                    ; 2,342                 ;       ;
;     -- <=3 input functions                                  ; 6,288                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 235                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,066                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,789 / 83,820        ; 6 %   ;
;         -- Secondary logic registers                        ; 277 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,810                 ;       ;
;         -- Routing optimization registers                   ; 256                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 180 / 314             ; 57 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 9 / 553               ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 84,000 / 5,662,720    ; 1 %   ;
; Total block memory implementation bits                      ; 92,160 / 5,662,720    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 39 / 112              ; 35 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 3.4% / 3.5% / 2.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.3% / 15.0% / 12.0% ;       ;
; Maximum fan-out                                             ; 3178                  ;       ;
; Highest non-global fan-out                                  ; 1477                  ;       ;
; Total fan-out                                               ; 55652                 ;       ;
; Average fan-out                                             ; 3.40                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                           ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; cpu_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5366 / 41910 ( 13 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5366                  ; 0                              ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5515 / 41910 ( 13 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2144                  ; 0                              ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3120                  ; 0                              ; 0                              ;
;         [c] ALMs used for registers                         ; 251                   ; 0                              ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 244 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 95 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 95                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 755 / 4191 ( 18 % )   ; 0 / 4191 ( 0 % )               ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 755                   ; 0                              ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 9963                  ; 0                              ; 0                              ;
;     -- 7 input functions                                    ; 9                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 672                   ; 0                              ; 0                              ;
;     -- 5 input functions                                    ; 652                   ; 0                              ; 0                              ;
;     -- 4 input functions                                    ; 2342                  ; 0                              ; 0                              ;
;     -- <=3 input functions                                  ; 6288                  ; 0                              ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 235                   ; 0                              ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 4789 / 83820 ( 6 % )  ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 277 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 4810                  ; 0                              ; 0                              ;
;         -- Routing optimization registers                   ; 256                   ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
;                                                             ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 119                   ; 60                             ; 1                              ;
; I/O registers                                               ; 50                    ; 176                            ; 0                              ;
; Total block memory bits                                     ; 84000                 ; 0                              ; 0                              ;
; Total block memory implementation bits                      ; 92160                 ; 0                              ; 0                              ;
; M10K block                                                  ; 9 / 553 ( 1 % )       ; 0 / 553 ( 0 % )                ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 39 / 112 ( 34 % )     ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )            ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )              ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )               ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )             ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )              ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )              ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 5691                  ; 65                             ; 42                             ;
;     -- Registered Input Connections                         ; 4878                  ; 0                              ; 0                              ;
;     -- Output Connections                                   ; 64                    ; 89                             ; 5645                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 57018                 ; 5151                           ; 5738                           ;
;     -- Registered Connections                               ; 19935                 ; 100                            ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                                ;                                ;
;     -- Top                                                  ; 22                    ; 46                             ; 5687                           ;
;     -- cpu_hps_0_hps_io_border:border                       ; 46                    ; 108                            ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 5687                  ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 21                    ; 11                             ; 43                             ;
;     -- Output Ports                                         ; 94                    ; 41                             ; 75                             ;
;     -- Bidir Ports                                          ; 65                    ; 54                             ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLK                 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1804                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MISO2               ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MISO6               ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MISO8               ; W14   ; 4A       ; 60           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; RST                 ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 3182                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; USB_TXD             ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 16                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; go                  ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                     ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DA_MOSI             ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA_SSEL             ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_1              ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_10             ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_12             ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_2              ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_3              ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_4              ; AG25  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_5              ; AH24  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_6              ; AG23  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_7              ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV1_8              ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_1              ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_10             ; AF28  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_12             ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_2              ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_3              ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_4              ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_5              ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_6              ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_7              ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV3_8              ; AD26  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV4_5              ; AH27  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV4_6              ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV4_7              ; AF25  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV4_8              ; AF23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_1              ; AH22  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_10             ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_12             ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_2              ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_3              ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_4              ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_5              ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_6              ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_7              ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRV6_8              ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; AD23  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MISO4               ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MISO5               ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SCLK_A              ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SCLK_B              ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSEL1               ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSEL3               ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSEL4               ; AH13  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cuenta[0]           ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cuenta[1]           ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cuenta[2]           ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cuenta[3]           ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cuenta[4]           ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led                 ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; phi_max             ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; phi_min             ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                     ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; AH5   ; 3B       ; 40           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_I2C0_SCLK     ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_I2C0_SDAT     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_I2C1_SCLK     ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_I2C1_SDAT     ; AH4   ; 3B       ; 38           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_KEY           ; AF9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_LED           ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_LTC_GPIO      ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                      ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 5 / 32 ( 16 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 49 / 68 ( 72 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 3 / 7 ( 43 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                            ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                  ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SSEL3                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; MISO6                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; DA_SSEL                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; HPS_CONV_USB_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; DRV6_3                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; led                    ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; cuenta[1]              ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SSEL1                  ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; MISO4                  ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SCLK_B                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; DRV3_7                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD6      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; HPS_SPIM_MISO          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HPS_SPIM_CLK           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; HPS_SPIM_MOSI          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; DRV3_8                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE16     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; DRV6_12                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; DRV3_6                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; DRV6_10                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; DRV6_4                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; DRV1_2                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; phi_max                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HPS_KEY                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; HPS_SPIM_SS            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; DRV3_4                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; DRV6_8                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; DRV6_5                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; DRV1_12                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; DRV4_8                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; DRV4_7                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; cuenta[4]              ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; DRV3_12                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; DRV3_10                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; HPS_ENET_INT_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; HPS_I2C0_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; HPS_LED                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; HPS_I2C1_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; DRV3_5                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; DRV3_3                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; DRV3_2                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; DRV3_1                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; DRV6_2                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; DRV1_6                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; DRV1_7                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; DRV1_4                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; DRV1_3                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; DRV1_1                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HPS_I2C1_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HPS_GSENSOR_INT        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; HPS_LTC_GPIO           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH10     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; SSEL4                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; USB_TXD                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; go                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; RST                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; DRV6_7                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; DRV6_6                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; DRV1_8                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; DRV6_1                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; DRV1_10                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; DRV1_5                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; DRV4_6                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; DRV4_5                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C22      ; 380        ; 7A             ; ^HPS_TRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                 ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ           ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V11      ; 114        ; 3B             ; CLK                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; cuenta[3]              ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; cuenta[2]              ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; HPS_I2C0_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; MISO8                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; cuenta[0]              ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                   ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; MISO5                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; DA_MOSI                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; phi_min                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SCLK_A                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; MISO2                  ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                              ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; MISO5               ; Missing drive strength and slew rate ;
; DRV1_5              ; Missing drive strength and slew rate ;
; DRV1_8              ; Missing drive strength and slew rate ;
; DRV6_5              ; Missing drive strength and slew rate ;
; DRV6_6              ; Missing drive strength and slew rate ;
; DRV6_7              ; Missing drive strength and slew rate ;
; DRV6_8              ; Missing drive strength and slew rate ;
; DRV6_10             ; Missing drive strength and slew rate ;
; DRV6_12             ; Missing drive strength and slew rate ;
; DRV1_10             ; Missing drive strength and slew rate ;
; DRV1_12             ; Missing drive strength and slew rate ;
; DRV3_5              ; Missing drive strength and slew rate ;
; DRV3_6              ; Missing drive strength and slew rate ;
; DRV3_7              ; Missing drive strength and slew rate ;
; DRV3_8              ; Missing drive strength and slew rate ;
; DRV3_10             ; Missing drive strength and slew rate ;
; DRV3_12             ; Missing drive strength and slew rate ;
; SCLK_A              ; Missing drive strength and slew rate ;
; SCLK_B              ; Missing drive strength and slew rate ;
; cuenta[0]           ; Missing drive strength and slew rate ;
; cuenta[1]           ; Missing drive strength and slew rate ;
; cuenta[2]           ; Missing drive strength and slew rate ;
; cuenta[3]           ; Missing drive strength and slew rate ;
; led                 ; Missing drive strength and slew rate ;
; phi_min             ; Missing drive strength and slew rate ;
; phi_max             ; Missing drive strength and slew rate ;
; MISO4               ; Missing drive strength and slew rate ;
; DA_SSEL             ; Missing drive strength and slew rate ;
; DA_MOSI             ; Missing drive strength and slew rate ;
; SSEL1               ; Missing drive strength and slew rate ;
; SSEL3               ; Missing drive strength and slew rate ;
; SSEL4               ; Missing drive strength and slew rate ;
; DRV6_1              ; Missing drive strength and slew rate ;
; DRV6_2              ; Missing drive strength and slew rate ;
; DRV6_3              ; Missing drive strength and slew rate ;
; DRV6_4              ; Missing drive strength and slew rate ;
; DRV3_1              ; Missing drive strength and slew rate ;
; DRV3_2              ; Missing drive strength and slew rate ;
; DRV3_3              ; Missing drive strength and slew rate ;
; DRV3_4              ; Missing drive strength and slew rate ;
; DRV1_1              ; Missing drive strength and slew rate ;
; DRV1_2              ; Missing drive strength and slew rate ;
; DRV1_3              ; Missing drive strength and slew rate ;
; DRV1_4              ; Missing drive strength and slew rate ;
; DRV1_6              ; Missing drive strength and slew rate ;
; DRV1_7              ; Missing drive strength and slew rate ;
; DRV4_5              ; Missing drive strength and slew rate ;
; DRV4_6              ; Missing drive strength and slew rate ;
; DRV4_7              ; Missing drive strength and slew rate ;
; DRV4_8              ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; cuenta[4]           ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_SPIM_CLK        ; Missing location assignment          ;
; HPS_SPIM_MISO       ; Missing location assignment          ;
; HPS_SPIM_MOSI       ; Missing location assignment          ;
; HPS_SPIM_SS         ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_CONV_USB_N      ; Missing location assignment          ;
; HPS_ENET_INT_N      ; Missing location assignment          ;
; HPS_GSENSOR_INT     ; Missing location assignment          ;
; HPS_I2C0_SCLK       ; Missing location assignment          ;
; HPS_I2C0_SDAT       ; Missing location assignment          ;
; HPS_I2C1_SCLK       ; Missing location assignment          ;
; HPS_I2C1_SDAT       ; Missing location assignment          ;
; HPS_KEY             ; Missing location assignment          ;
; HPS_LED             ; Missing location assignment          ;
; HPS_LTC_GPIO        ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                     ;                            ;
+-----------------------------------------------------------------------------------------------------+----------------------------+
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                     ; Integer PLL                ;
;     -- PLL Location                                                                                 ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                      ; Global Clock               ;
;     -- PLL Bandwidth                                                                                ; Auto                       ;
;         -- PLL Bandwidth Range                                                                      ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                    ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                   ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                            ; 360.0 MHz                  ;
;     -- PLL Operation Mode                                                                           ; Normal                     ;
;     -- PLL Freq Min Lock                                                                            ; 41.666667 MHz              ;
;     -- PLL Freq Max Lock                                                                            ; 111.111111 MHz             ;
;     -- PLL Enable                                                                                   ; On                         ;
;     -- PLL Fractional Division                                                                      ; N/A                        ;
;     -- M Counter                                                                                    ; 36                         ;
;     -- N Counter                                                                                    ; 5                          ;
;     -- PLL Refclk Select                                                                            ;                            ;
;             -- PLL Refclk Select Location                                                           ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                   ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                   ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                      ; N/A                        ;
;             -- CORECLKIN source                                                                     ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                   ; N/A                        ;
;             -- PLLIQCLKIN source                                                                    ; N/A                        ;
;             -- RXIQCLKIN source                                                                     ; N/A                        ;
;             -- CLKIN(0) source                                                                      ; CLK~input                  ;
;             -- CLKIN(1) source                                                                      ; N/A                        ;
;             -- CLKIN(2) source                                                                      ; N/A                        ;
;             -- CLKIN(3) source                                                                      ; N/A                        ;
;     -- PLL Output Counter                                                                           ;                            ;
;         -- pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                               ; 120.0 MHz                  ;
;             -- Output Clock Location                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                               ; On                         ;
;             -- Duty Cycle                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                            ; 3                          ;
;             -- C Counter PH Mux PRST                                                                ; 0                          ;
;             -- C Counter PRST                                                                       ; 1                          ;
;         -- pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                               ; 60.0 MHz                   ;
;             -- Output Clock Location                                                                ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                               ; Off                        ;
;             -- Duty Cycle                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                            ; 6                          ;
;             -- C Counter PH Mux PRST                                                                ; 0                          ;
;             -- C Counter PRST                                                                       ; 1                          ;
;                                                                                                     ;                            ;
+-----------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                        ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |top_converter_hps_innovate                                                                                                       ; 5365.5 (62.5)        ; 5514.5 (67.8)                    ; 243.5 (6.0)                                       ; 94.5 (0.6)                       ; 0.0 (0.0)            ; 9963 (118)          ; 5066 (60)                 ; 226 (226)     ; 84000             ; 9     ; 39         ; 180  ; 0            ; |top_converter_hps_innovate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; top_converter_hps_innovate                                        ; work         ;
;    |AD5628:U2|                                                                                                                    ; 29.5 (29.5)          ; 31.5 (31.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|AD5628:U2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; AD5628                                                            ; work         ;
;    |ADC7476:U1_R|                                                                                                                 ; 10.1 (10.1)          ; 16.1 (16.1)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|ADC7476:U1_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ADC7476                                                           ; work         ;
;    |ADC7476:U1_S|                                                                                                                 ; 10.1 (10.1)          ; 16.1 (16.1)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|ADC7476:U1_S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ADC7476                                                           ; work         ;
;    |ADC7476:U1_T|                                                                                                                 ; 10.7 (10.7)          ; 16.6 (16.6)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|ADC7476:U1_T                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ADC7476                                                           ; work         ;
;    |PLL_3orden_change:P1_R|                                                                                                       ; 1140.3 (0.0)         ; 1140.9 (0.0)                     ; 23.2 (0.0)                                        ; 22.5 (0.0)                       ; 0.0 (0.0)            ; 2230 (0)            ; 927 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PLL_3orden_change                                                 ; work         ;
;       |PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|                                                  ; 1140.3 (0.0)         ; 1140.9 (0.0)                     ; 23.2 (0.0)                                        ; 22.5 (0.0)                       ; 0.0 (0.0)            ; 2230 (0)            ; 927 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN                                              ; work         ;
;          |PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|                                                     ; 1140.3 (0.0)         ; 1140.9 (0.0)                     ; 23.2 (0.0)                                        ; 22.5 (0.0)                       ; 0.0 (0.0)            ; 2230 (0)            ; 927 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0                                                                                                                                                                                                                                                                                                                                                                     ; PLL_3orden_change_GN_PLL_3orden_change_PLL                        ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0                                                                                                                                                                                                                                                                                    ; PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon                 ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                          ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                             ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|                          ; 146.9 (0.0)          ; 157.0 (0.0)                      ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0                                                                                                                                                                                                                                                                          ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW            ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0| ; 36.4 (0.0)           ; 38.5 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0                                                                                                                                                         ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador ; work         ;
;                   |alt_dspbuilder_comparator_GN:comparator|                                                                       ; 12.7 (12.7)          ; 14.0 (14.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator                                                                                                                 ; alt_dspbuilder_comparator_GN                                      ; work         ;
;                   |alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|                                                             ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer                                                                                                       ; alt_dspbuilder_multiplexer_GN2HWDO7FZ                             ; work         ;
;                      |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                                                   ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                              ; alt_dspbuilder_sMuxAltr                                           ; work         ;
;                         |lpm_mux:\gc:U0|                                                                                          ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                               ; lpm_mux                                                           ; work         ;
;                            |mux_o1e:auto_generated|                                                                               ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_o1e:auto_generated                        ; mux_o1e                                                           ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                            ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                            ; 4.8 (0.0)            ; 12.7 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                                                                                                    ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 4.8 (4.8)            ; 12.7 (12.7)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                      ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                           ; 7.3 (0.0)            ; 8.1 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 7.3 (7.3)            ; 8.1 (8.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                           ; 8.0 (0.0)            ; 8.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                                                                                                         ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                    ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                  ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                          ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                                  ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                                                                                                          ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                     ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                   ; lpm_mult                                                          ; work         ;
;                         |mult_45t:auto_generated|                                                                                 ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                                                                                           ; mult_45t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                      ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                              ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                   ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                       ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                       ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|                                        ; 120.0 (0.0)          ; 123.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 240 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|                         ; 102.0 (0.0)          ; 105.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 204 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.0 (7.0)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|                                                               ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNVTL5AARL                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                                        ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                 ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|                                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|                                        ; 390.5 (0.0)          ; 389.0 (0.0)                      ; 7.5 (0.0)                                         ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 764 (0)             ; 360 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|                         ; 100.0 (0.0)          ; 102.5 (0.0)                      ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|                         ; 101.5 (0.0)          ; 102.5 (0.0)                      ; 3.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 15.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 15.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 15.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 15.5 (15.5)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|                                                                  ; 84.5 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier                                                                                                                                                                                                                                        ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.5 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                   ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.5 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                 ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.5 (84.5)          ; 84.5 (84.5)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 168 (168)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                         ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|                                                                 ; 89.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 89.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 89.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 89.5 (89.5)          ; 84.5 (84.5)                      ; 1.0 (1.0)                                         ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 168 (168)           ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                        ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                 ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                ; add_sub_kti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|                                ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0                                                                                                                                                                                                                                                                                ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1               ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                   ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                        ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|                      ; 115.1 (0.0)          ; 104.0 (0.0)                      ; 0.4 (0.0)                                         ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1          ; work         ;
;                |alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|                                                                  ; 115.1 (0.0)          ; 104.0 (0.0)                      ; 0.4 (0.0)                                         ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNBBBKCF23                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 115.1 (0.0)          ; 104.0 (0.0)                      ; 0.4 (0.0)                                         ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 115.1 (0.0)          ; 104.0 (0.0)                      ; 0.4 (0.0)                                         ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_21t:auto_generated|                                                                                 ; 115.1 (115.1)        ; 104.0 (104.0)                    ; 0.4 (0.4)                                         ; 11.5 (11.5)                      ; 0.0 (0.0)            ; 194 (194)           ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated                                                                                                                                       ; mult_21t                                                          ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|                                      ; 351.8 (0.0)          ; 352.0 (0.0)                      ; 2.2 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 700 (0)             ; 276 (0)                   ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0                                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq                  ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0                                                                                                                                                                                       ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS          ; work         ;
;                   |alt_dspbuilder_rom_GNS4G2BRKR:cos|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos                                                                                                                                                     ; alt_dspbuilder_rom_GNS4G2BRKR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ic44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated                                                                                                        ; altsyncram_ic44                                                   ; work         ;
;                   |alt_dspbuilder_rom_GNXV4IIFCR:sin|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin                                                                                                                                                     ; alt_dspbuilder_rom_GNXV4IIFCR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ge44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated                                                                                                        ; altsyncram_ge44                                                   ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|                                                                  ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier                                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 85.5 (85.5)          ; 85.5 (85.5)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 170 (170)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                       ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|                                                                 ; 84.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.0 (84.0)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|                                                                 ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.5 (84.5)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|                                                                 ; 83.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 83.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 83.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 83.3 (83.3)          ; 84.0 (84.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                            ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                  ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                          ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                               ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                           ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                 ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                         ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                              ; add_sub_kti                                                       ; work         ;
;             |alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude                                                                                                                                                                                                                                                                                                                       ; alt_dspbuilder_magnitude_GNKKUBJJBI                               ; work         ;
;                |lpm_abs:Magi|                                                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi                                                                                                                                                                                                                                                                                                          ; lpm_abs                                                           ; work         ;
;                   |lpm_add_sub:adder|                                                                                             ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                      |add_sub_lqc:auto_generated|                                                                                 ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder|add_sub_lqc:auto_generated                                                                                                                                                                                                                                                             ; add_sub_lqc                                                       ; work         ;
;    |PLL_3orden_change:P1_S|                                                                                                       ; 1150.3 (0.0)         ; 1138.4 (0.0)                     ; 21.2 (0.0)                                        ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 907 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PLL_3orden_change                                                 ; work         ;
;       |PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|                                                  ; 1150.3 (0.0)         ; 1138.4 (0.0)                     ; 21.2 (0.0)                                        ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 907 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN                                              ; work         ;
;          |PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|                                                     ; 1150.3 (0.0)         ; 1138.4 (0.0)                     ; 21.2 (0.0)                                        ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 907 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0                                                                                                                                                                                                                                                                                                                                                                     ; PLL_3orden_change_GN_PLL_3orden_change_PLL                        ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0                                                                                                                                                                                                                                                                                    ; PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon                 ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                          ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                             ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|                          ; 146.7 (0.0)          ; 155.0 (0.0)                      ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0                                                                                                                                                                                                                                                                          ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW            ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0| ; 36.2 (0.0)           ; 37.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0                                                                                                                                                         ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador ; work         ;
;                   |alt_dspbuilder_comparator_GN:comparator|                                                                       ; 12.5 (12.5)          ; 13.7 (13.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator                                                                                                                 ; alt_dspbuilder_comparator_GN                                      ; work         ;
;                   |alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|                                                             ; 7.2 (0.0)            ; 7.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer                                                                                                       ; alt_dspbuilder_multiplexer_GN2HWDO7FZ                             ; work         ;
;                      |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                                                   ; 7.2 (0.0)            ; 7.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                              ; alt_dspbuilder_sMuxAltr                                           ; work         ;
;                         |lpm_mux:\gc:U0|                                                                                          ; 7.2 (0.0)            ; 7.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                               ; lpm_mux                                                           ; work         ;
;                            |mux_o1e:auto_generated|                                                                               ; 7.2 (7.2)            ; 7.3 (7.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_o1e:auto_generated                        ; mux_o1e                                                           ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                            ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                            ; 4.8 (0.0)            ; 12.4 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                                                                                                    ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 4.8 (4.8)            ; 12.4 (12.4)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                      ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                           ; 7.3 (0.0)            ; 8.1 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 7.3 (7.3)            ; 8.1 (8.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                           ; 8.0 (0.0)            ; 8.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                                                                                                         ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                    ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                  ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                          ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                                  ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                                                                                                          ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                     ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                   ; lpm_mult                                                          ; work         ;
;                         |mult_45t:auto_generated|                                                                                 ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                                                                                           ; mult_45t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                      ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                              ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                   ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                       ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                       ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|                                        ; 120.0 (0.0)          ; 123.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 240 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|                         ; 102.0 (0.0)          ; 105.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 204 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.0 (7.0)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|                                                               ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNVTL5AARL                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                                        ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                 ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|                                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|                                        ; 394.5 (0.0)          ; 388.5 (0.0)                      ; 7.0 (0.0)                                         ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 763 (0)             ; 349 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|                         ; 107.5 (0.0)          ; 103.0 (0.0)                      ; 3.5 (0.0)                                         ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.3 (8.3)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 17.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 17.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 17.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 17.5 (17.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.2 (7.2)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|                         ; 102.5 (0.0)          ; 102.5 (0.0)                      ; 3.0 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|                                                                  ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier                                                                                                                                                                                                                                        ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                   ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                 ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 85.0 (85.0)          ; 84.0 (84.0)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 168 (168)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                         ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|                                                                 ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.5 (84.5)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                        ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                 ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                ; add_sub_kti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|                                ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0                                                                                                                                                                                                                                                                                ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1               ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                   ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                        ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|                      ; 115.0 (0.0)          ; 103.0 (0.0)                      ; 0.0 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1          ; work         ;
;                |alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|                                                                  ; 115.0 (0.0)          ; 103.0 (0.0)                      ; 0.0 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNBBBKCF23                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 115.0 (0.0)          ; 103.0 (0.0)                      ; 0.0 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 115.0 (0.0)          ; 103.0 (0.0)                      ; 0.0 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_21t:auto_generated|                                                                                 ; 115.0 (115.0)        ; 103.0 (103.0)                    ; 0.0 (0.0)                                         ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 194 (194)           ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated                                                                                                                                       ; mult_21t                                                          ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|                                      ; 357.8 (0.0)          ; 353.0 (0.0)                      ; 3.2 (0.0)                                         ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 700 (0)             ; 276 (0)                   ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0                                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq                  ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0                                                                                                                                                                                       ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS          ; work         ;
;                   |alt_dspbuilder_rom_GNS4G2BRKR:cos|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos                                                                                                                                                     ; alt_dspbuilder_rom_GNS4G2BRKR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ic44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated                                                                                                        ; altsyncram_ic44                                                   ; work         ;
;                   |alt_dspbuilder_rom_GNXV4IIFCR:sin|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin                                                                                                                                                     ; alt_dspbuilder_rom_GNXV4IIFCR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ge44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated                                                                                                        ; altsyncram_ge44                                                   ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|                                                                  ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier                                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 85.5 (85.5)          ; 85.5 (85.5)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 170 (170)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                       ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|                                                                 ; 84.5 (0.0)           ; 85.0 (0.0)                       ; 1.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.5 (0.0)           ; 85.0 (0.0)                       ; 1.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.5 (0.0)           ; 85.0 (0.0)                       ; 1.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.5 (84.5)          ; 85.0 (85.0)                      ; 1.5 (1.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|                                                                 ; 88.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 88.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 88.3 (0.0)           ; 84.0 (0.0)                       ; 0.7 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 88.3 (88.3)          ; 84.0 (84.0)                      ; 0.7 (0.7)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|                                                                 ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 85.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 85.0 (85.0)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                            ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                  ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                          ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                               ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                           ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                 ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                         ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                              ; add_sub_kti                                                       ; work         ;
;             |alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude                                                                                                                                                                                                                                                                                                                       ; alt_dspbuilder_magnitude_GNKKUBJJBI                               ; work         ;
;                |lpm_abs:Magi|                                                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi                                                                                                                                                                                                                                                                                                          ; lpm_abs                                                           ; work         ;
;                   |lpm_add_sub:adder|                                                                                             ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                      |add_sub_lqc:auto_generated|                                                                                 ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder|add_sub_lqc:auto_generated                                                                                                                                                                                                                                                             ; add_sub_lqc                                                       ; work         ;
;    |PLL_3orden_change:P1_T|                                                                                                       ; 1155.2 (0.0)         ; 1139.9 (0.0)                     ; 22.0 (0.0)                                        ; 37.3 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 916 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PLL_3orden_change                                                 ; work         ;
;       |PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|                                                  ; 1155.2 (0.0)         ; 1139.9 (0.0)                     ; 22.0 (0.0)                                        ; 37.3 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 916 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN                                              ; work         ;
;          |PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|                                                     ; 1155.2 (0.0)         ; 1139.9 (0.0)                     ; 22.0 (0.0)                                        ; 37.3 (0.0)                       ; 0.0 (0.0)            ; 2229 (0)            ; 916 (0)                   ; 0 (0)         ; 28000             ; 3     ; 13         ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0                                                                                                                                                                                                                                                                                                                                                                     ; PLL_3orden_change_GN_PLL_3orden_change_PLL                        ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0                                                                                                                                                                                                                                                                                    ; PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon                 ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                          ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                             ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|                          ; 147.2 (0.0)          ; 153.8 (0.0)                      ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0                                                                                                                                                                                                                                                                          ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW            ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0| ; 36.7 (0.0)           ; 36.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0                                                                                                                                                         ; PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador ; work         ;
;                   |alt_dspbuilder_comparator_GN:comparator|                                                                       ; 13.0 (13.0)          ; 13.3 (13.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator                                                                                                                 ; alt_dspbuilder_comparator_GN                                      ; work         ;
;                   |alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|                                                             ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer                                                                                                       ; alt_dspbuilder_multiplexer_GN2HWDO7FZ                             ; work         ;
;                      |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                                                   ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                              ; alt_dspbuilder_sMuxAltr                                           ; work         ;
;                         |lpm_mux:\gc:U0|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                               ; lpm_mux                                                           ; work         ;
;                            |mux_o1e:auto_generated|                                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_o1e:auto_generated                        ; mux_o1e                                                           ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                            ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                            ; 4.8 (0.0)            ; 11.8 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                                                                                                    ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 4.8 (4.8)            ; 11.8 (11.8)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                      ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                           ; 7.3 (0.0)            ; 8.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 7.3 (7.3)            ; 8.3 (8.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                           ; 8.0 (0.0)            ; 9.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                                                                                                   ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                   |alt_dspbuilder_SDelay:Delay1i|                                                                                 ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                                                                     ; alt_dspbuilder_SDelay                                             ; work         ;
;                |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                                                                                                         ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                    ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                  ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                          ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                                  ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                                                                                                          ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                     ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                   ; lpm_mult                                                          ; work         ;
;                         |mult_45t:auto_generated|                                                                                 ; 12.2 (12.2)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                                                                                           ; mult_45t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                      ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                              ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                   ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 15.8 (0.0)           ; 15.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 15.8 (0.0)           ; 15.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 15.8 (0.0)           ; 15.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 15.8 (15.8)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                       ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                                                                                               ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                     ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                             ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                  ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|                                        ; 120.5 (0.0)          ; 123.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 240 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|                         ; 102.5 (0.0)          ; 105.0 (0.0)                      ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 204 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 8.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|                                                               ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNVTL5AARL                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNWKYNVRFY                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_55t:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                                                                                                                        ; mult_55t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                 ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|                                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_jti:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                                                                                                                ; add_sub_jti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|                                        ; 394.5 (0.0)          ; 390.0 (0.0)                      ; 8.5 (0.0)                                         ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 763 (0)             ; 347 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0                                                                                                                                                                                                                                                                                        ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI                   ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|                         ; 102.5 (0.0)          ; 102.5 (0.0)                      ; 3.0 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 7.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|                         ; 102.5 (0.0)          ; 104.0 (0.0)                      ; 4.5 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0                                                                                                                                                                                               ; PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay|                                                                         ; 7.1 (0.0)            ; 9.8 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay                                                                                                                                                         ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.1 (7.1)            ; 9.8 (9.8)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i                                                                                                                           ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay1|                                                                        ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_delay_GNKZDMBKQG:delay2|                                                                        ; 8.0 (0.0)            ; 8.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2                                                                                                                                                        ; alt_dspbuilder_delay_GNKZDMBKQG                                   ; work         ;
;                      |alt_dspbuilder_SDelay:Delay1i|                                                                              ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_delay_GNKZDMBKQG:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                          ; alt_dspbuilder_SDelay                                             ; work         ;
;                   |alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1                                                                                                                                              ; alt_dspbuilder_multiplier_GNKNXMPIIM                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                         ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                       ; lpm_mult                                                          ; work         ;
;                            |mult_55t:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated                                                               ; mult_55t                                                          ; work         ;
;                   |alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|                                                               ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier                                                                                                                                               ; alt_dspbuilder_multiplier_GNXJFZQ54I                              ; work         ;
;                      |alt_dspbuilder_sMultAltr:Multiplieri|                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                          ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                         |lpm_mult:\greg:U0|                                                                                       ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                        ; lpm_mult                                                          ; work         ;
;                            |mult_45t:auto_generated|                                                                              ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated                                                                ; mult_45t                                                          ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                     ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                   ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                        ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                    ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                                                    ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 16.5 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 16.5 (16.5)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                                                    ; 7.3 (0.0)            ; 7.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.3 (0.0)            ; 7.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.3 (0.0)            ; 7.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                   |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                                                    ; 7.4 (0.0)            ; 14.5 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                      |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                  ; 7.4 (0.0)            ; 14.5 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                          ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                         |lpm_add_sub:\gnp:gsn:U0|                                                                                 ; 7.4 (0.0)            ; 14.5 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                  ; lpm_add_sub                                                       ; work         ;
;                            |add_sub_jti:auto_generated|                                                                           ; 7.4 (7.4)            ; 14.5 (14.5)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_jti:auto_generated                                       ; add_sub_jti                                                       ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|                                                                  ; 90.0 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier                                                                                                                                                                                                                                        ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 90.0 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                   ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 90.0 (0.0)           ; 84.5 (0.0)                       ; 0.5 (0.0)                                         ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                 ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 90.0 (90.0)          ; 84.5 (84.5)                      ; 0.5 (0.5)                                         ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 168 (168)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                         ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|                                                                 ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1                                                                                                                                                                                                                                       ; alt_dspbuilder_multiplier_GNER2DIGMG                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                  ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.5 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                                ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.5 (84.5)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                        ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|                                                        ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder                                                                                                                                                                                                                              ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                    ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                            ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                 ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                             ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                   ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                           ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                                ; add_sub_kti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|                                ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0                                                                                                                                                                                                                                                                                ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1               ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                                                     ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                           ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                   ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_hti:auto_generated|                                                                              ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                                                        ; add_sub_hti                                                       ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|                      ; 115.3 (0.0)          ; 104.7 (0.0)                      ; 1.3 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1          ; work         ;
;                |alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|                                                                  ; 115.3 (0.0)          ; 104.7 (0.0)                      ; 1.3 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNBBBKCF23                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 115.3 (0.0)          ; 104.7 (0.0)                      ; 1.3 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 115.3 (0.0)          ; 104.7 (0.0)                      ; 1.3 (0.0)                                         ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 194 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_21t:auto_generated|                                                                                 ; 115.3 (115.3)        ; 104.7 (104.7)                    ; 1.3 (1.3)                                         ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 194 (194)           ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_21t:auto_generated                                                                                                                                       ; mult_21t                                                          ; work         ;
;             |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|                                      ; 361.8 (0.0)          ; 352.5 (0.0)                      ; 2.5 (0.0)                                         ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 700 (0)             ; 276 (0)                   ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0                                                                                                                                                                                                                                                                                      ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq                  ; work         ;
;                |PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0                                                                                                                                                                                       ; PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS          ; work         ;
;                   |alt_dspbuilder_rom_GNS4G2BRKR:cos|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos                                                                                                                                                     ; alt_dspbuilder_rom_GNS4G2BRKR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ic44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 3     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated                                                                                                        ; altsyncram_ic44                                                   ; work         ;
;                   |alt_dspbuilder_rom_GNXV4IIFCR:sin|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin                                                                                                                                                     ; alt_dspbuilder_rom_GNXV4IIFCR                                     ; work         ;
;                      |altsyncram:u1|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1                                                                                                                                       ; altsyncram                                                        ; work         ;
;                         |altsyncram_ge44:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated                                                                                                        ; altsyncram_ge44                                                   ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|                                                                  ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier                                                                                                                                                                                                                                      ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                 ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 85.5 (0.0)           ; 85.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                               ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 85.5 (85.5)          ; 85.5 (85.5)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 170 (170)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                       ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|                                                                 ; 89.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 89.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 89.0 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 89.0 (89.0)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|                                                                 ; 88.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 88.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 88.5 (0.0)           ; 84.5 (0.0)                       ; 1.0 (0.0)                                         ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 88.5 (88.5)          ; 84.5 (84.5)                      ; 1.0 (1.0)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|                                                                 ; 84.3 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3                                                                                                                                                                                                                                     ; alt_dspbuilder_multiplier_GNXOJHAPZV                              ; work         ;
;                   |alt_dspbuilder_sMultAltr:Multiplieri|                                                                          ; 84.3 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri                                                                                                                                                                                                ; alt_dspbuilder_sMultAltr                                          ; work         ;
;                      |lpm_mult:\greg:U0|                                                                                          ; 84.3 (0.0)           ; 84.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0                                                                                                                                                                              ; lpm_mult                                                          ; work         ;
;                         |mult_a1t:auto_generated|                                                                                 ; 84.3 (84.3)          ; 84.0 (84.0)                      ; 0.5 (0.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 167 (167)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier3|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_a1t:auto_generated                                                                                                                                                      ; mult_a1t                                                          ; work         ;
;                |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|                                                        ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder                                                                                                                                                                                                                            ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                  ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                          ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                               ; add_sub_kti                                                       ; work         ;
;                |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                                                       ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                                                           ; alt_dspbuilder_pipelined_adder_GNY2JEH574                         ; work         ;
;                   |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                                                                 ; alt_dspbuilder_sLpmAddSub                                         ; work         ;
;                      |lpm_add_sub:\gnp:gsn:U0|                                                                                    ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                                                         ; lpm_add_sub                                                       ; work         ;
;                         |add_sub_kti:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_kti:auto_generated                                                                                                                              ; add_sub_kti                                                       ; work         ;
;             |alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude                                                                                                                                                                                                                                                                                                                       ; alt_dspbuilder_magnitude_GNKKUBJJBI                               ; work         ;
;                |lpm_abs:Magi|                                                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi                                                                                                                                                                                                                                                                                                          ; lpm_abs                                                           ; work         ;
;                   |lpm_add_sub:adder|                                                                                             ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                                       ; work         ;
;                      |add_sub_lqc:auto_generated|                                                                                 ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude|lpm_abs:Magi|lpm_add_sub:adder|add_sub_lqc:auto_generated                                                                                                                                                                                                                                                             ; add_sub_lqc                                                       ; work         ;
;    |automate:U3|                                                                                                                  ; 8.4 (8.4)            ; 8.5 (8.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|automate:U3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; automate                                                          ; work         ;
;    |automateSW:U5_R|                                                                                                              ; 11.7 (11.7)          ; 15.5 (15.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|automateSW:U5_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; automateSW                                                        ; work         ;
;    |automateSW:U5_S|                                                                                                              ; 11.7 (11.7)          ; 15.5 (15.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|automateSW:U5_S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; automateSW                                                        ; work         ;
;    |automateSW:U5_T|                                                                                                              ; 11.5 (11.5)          ; 14.5 (14.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|automateSW:U5_T                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; automateSW                                                        ; work         ;
;    |cpu:U10|                                                                                                                      ; 1216.5 (0.0)         ; 1311.0 (0.0)                     ; 95.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2025 (0)            ; 1526 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cpu                                                               ; cpu          ;
;       |altera_reset_controller:rst_controller|                                                                                    ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                         ; cpu          ;
;       |altera_reset_controller:rst_controller_001|                                                                                ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                         ; cpu          ;
;       |cpu_BAcurrent:vgr_voltage|                                                                                                 ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_BAcurrent:vgr_voltage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_BAcurrent                                                     ; cpu          ;
;       |cpu_BAcurrent:vgs_voltage|                                                                                                 ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_BAcurrent:vgs_voltage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_BAcurrent                                                     ; cpu          ;
;       |cpu_BAcurrent:vgt_voltage|                                                                                                 ; 6.0 (6.0)            ; 7.1 (7.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_BAcurrent:vgt_voltage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_BAcurrent                                                     ; cpu          ;
;       |cpu_hps_0:hps_0|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cpu_hps_0                                                         ; cpu          ;
;          |cpu_hps_0_fpga_interfaces:fpga_interfaces|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_hps_0_fpga_interfaces                                         ; cpu          ;
;          |cpu_hps_0_hps_io:hps_io|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; cpu_hps_0_hps_io                                                  ; cpu          ;
;             |cpu_hps_0_hps_io_border:border|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cpu_hps_0_hps_io_border                                           ; cpu          ;
;                |hps_sdram:hps_sdram_inst|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                ; hps_sdram                                                         ; cpu          ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_mem_if_dll_cyclonev                                        ; cpu          ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_hard_memory_controller_top_cyclonev                 ; cpu          ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_mem_if_oct_cyclonev                                        ; cpu          ;
;                   |hps_sdram_p0:p0|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                                                                ; hps_sdram_p0                                                      ; cpu          ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_hard_memphy                                      ; cpu          ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                                                    ; hps_sdram_p0_acv_hard_io_pads                                     ; cpu          ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                                                 ; hps_sdram_p0_acv_hard_addr_cmd_pads                               ; cpu          ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                                            ; altddio_out                                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                                                ; ddio_out_uqe                                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                  ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                 ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                 ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                 ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                  ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                                                   ; hps_sdram_p0_clock_pair_generator                                 ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                                                          ; hps_sdram_p0_generic_ddio                                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                                                             ; hps_sdram_p0_generic_ddio                                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                                                              ; hps_sdram_p0_generic_ddio                                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                                                          ; hps_sdram_p0_generic_ddio                                         ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_altdqdqs                                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_altdqdqs                                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_altdqdqs                                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_altdqdqs                                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; cpu          ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                                              ; cpu          ;
;                   |hps_sdram_pll:pll|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                              ; hps_sdram_pll                                                     ; cpu          ;
;       |cpu_led:led|                                                                                                               ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_led:led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cpu_led                                                           ; cpu          ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 1194.5 (0.0)         ; 1286.0 (0.0)                     ; 92.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1982 (0)            ; 1480 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; cpu_mm_interconnect_0                                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|                                                                      ; 16.6 (16.6)          ; 17.9 (17.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|                                                                      ; 14.2 (14.2)          ; 21.5 (21.5)                      ; 7.3 (7.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                          ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                            ; 19.1 (19.1)          ; 20.4 (20.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|                                                                          ; 19.4 (19.4)          ; 20.7 (20.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|                                                                      ; 17.2 (17.2)          ; 18.7 (18.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|                                                                      ; 13.6 (13.6)          ; 19.3 (19.3)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                           ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                             ; 14.6 (14.6)          ; 20.7 (20.7)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|                                                                    ; 16.6 (16.6)          ; 18.5 (18.5)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|                                                                  ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|                                                                    ; 13.8 (13.8)          ; 20.6 (20.6)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|                                                                    ; 13.4 (13.4)          ; 19.7 (19.7)                      ; 6.3 (6.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|                                                                  ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|                                                                    ; 16.9 (16.9)          ; 18.1 (18.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|                                                                    ; 16.6 (16.6)          ; 17.7 (17.7)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|                                                                  ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|                                                                    ; 17.9 (17.9)          ; 18.1 (18.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; cpu          ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                              ; 50.2 (32.2)          ; 52.2 (34.7)                      ; 2.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (60)             ; 16 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_axi_master_ni                                       ; cpu          ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                               ; 17.5 (17.5)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|                                                                 ; 28.3 (0.0)           ; 29.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 28.3 (28.3)          ; 29.5 (29.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|                                                                 ; 27.0 (0.0)           ; 28.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.0 (27.0)          ; 28.3 (28.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                                                       ; 55.2 (0.0)           ; 61.0 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 55.2 (54.9)          ; 61.0 (60.7)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                 ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_burst_adapter:phase_s1_burst_adapter|                                                                     ; 56.6 (0.0)           ; 58.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 56.6 (56.3)          ; 58.3 (58.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                               ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|                                                                 ; 27.8 (0.0)           ; 28.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.8 (27.8)          ; 28.8 (28.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|                                                                 ; 27.7 (0.0)           ; 28.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.7 (27.7)          ; 28.5 (28.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                        ; 27.3 (0.0)           ; 29.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.3 (27.3)          ; 29.0 (29.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|                                                               ; 28.8 (0.0)           ; 30.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 28.8 (28.8)          ; 30.0 (30.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|                                                               ; 45.2 (0.0)           ; 45.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 45.2 (43.9)          ; 45.5 (44.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (61)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                         ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|                                                               ; 27.5 (0.0)           ; 28.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.5 (27.5)          ; 28.3 (28.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|                                                               ; 45.2 (0.0)           ; 46.4 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 45.2 (43.8)          ; 46.4 (44.9)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (59)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                         ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|                                                               ; 27.8 (0.0)           ; 29.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 27.8 (27.8)          ; 29.3 (29.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|                                                               ; 44.2 (0.0)           ; 48.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 44.2 (43.2)          ; 48.0 (47.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (61)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                         ; altera_merlin_address_alignment                                   ; cpu          ;
;          |altera_merlin_slave_agent:bacurrent_s1_agent|                                                                           ; 12.2 (1.8)           ; 12.2 (1.8)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.2 (10.2)          ; 10.4 (10.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:bavoltage_s1_agent|                                                                           ; 12.1 (2.0)           ; 12.5 (2.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.1 (10.1)          ; 10.5 (10.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                 ; 15.7 (4.8)           ; 16.1 (5.6)                       ; 0.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:phase_s1_agent|                                                                               ; 16.6 (5.9)           ; 17.2 (5.9)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.5 (10.5)          ; 11.3 (11.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:pvcurrent_s1_agent|                                                                           ; 12.2 (1.7)           ; 13.0 (1.7)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.5 (10.5)          ; 11.3 (11.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:pvvoltage_s1_agent|                                                                           ; 11.7 (1.7)           ; 11.7 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                  ; 12.0 (2.0)           ; 12.0 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_current_s1_agent|                                                                         ; 11.8 (2.0)           ; 12.0 (2.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 9.6 (9.6)            ; 10.0 (10.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_voltage_s1_agent|                                                                         ; 12.2 (1.7)           ; 12.5 (1.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.5 (10.5)          ; 10.8 (10.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_current_s1_agent|                                                                         ; 12.3 (2.0)           ; 13.2 (2.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.3 (10.3)          ; 11.2 (11.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_voltage_s1_agent|                                                                         ; 12.8 (2.0)           ; 13.2 (2.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_current_s1_agent|                                                                         ; 12.0 (2.0)           ; 12.0 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_voltage_s1_agent|                                                                         ; 11.5 (1.3)           ; 11.5 (1.7)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                  ; cpu          ;
;          |altera_merlin_slave_translator:bacurrent_s1_translator|                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:bavoltage_s1_translator|                                                                 ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                       ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:phase_s1_translator|                                                                     ; 3.1 (3.1)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:pvcurrent_s1_translator|                                                                 ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:pvvoltage_s1_translator|                                                                 ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_current_s1_translator|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_voltage_s1_translator|                                                               ; 1.5 (1.5)            ; 7.0 (7.0)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_current_s1_translator|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_voltage_s1_translator|                                                               ; 2.4 (2.4)            ; 7.2 (7.2)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_current_s1_translator|                                                               ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_voltage_s1_translator|                                                               ; 2.2 (2.2)            ; 5.7 (5.7)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                    ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                       ; 13.2 (13.2)          ; 13.2 (13.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                                     ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                       ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_demux                                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 15.8 (15.8)          ; 16.6 (16.6)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_cmd_demux                                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 6.5 (4.5)            ; 6.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 16.4 (13.2)          ; 17.8 (14.8)                      ; 1.3 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 6.5 (5.2)            ; 6.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 6.5 (5.2)            ; 6.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                              ; 6.5 (5.2)            ; 6.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 6.5 (5.2)            ; 6.9 (5.3)                        ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 6.7 (5.3)            ; 7.2 (5.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 6.7 (5.0)            ; 6.7 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 6.8 (5.2)            ; 7.2 (5.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (15)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                              ; 8.8 (7.5)            ; 8.8 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                              ; 8.3 (7.0)            ; 8.8 (7.3)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                              ; 8.2 (6.8)            ; 8.2 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                              ; 15.9 (12.7)          ; 16.3 (13.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux                                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cpu_mm_interconnect_0_router                                      ; cpu          ;
;          |cpu_mm_interconnect_0_router:router_001|                                                                                ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cpu_mm_interconnect_0_router                                      ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_rsp_demux                                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                          ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_rsp_demux                                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cpu_mm_interconnect_0_rsp_mux                                     ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 60.3 (60.3)          ; 61.1 (61.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (158)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_rsp_mux                                     ; cpu          ;
;       |cpu_phase:phase|                                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|cpu:U10|cpu_phase:phase                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cpu_phase                                                         ; cpu          ;
;    |dutyratio_sreg:U4_R|                                                                                                          ; 42.4 (42.4)          ; 46.8 (46.8)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|dutyratio_sreg:U4_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dutyratio_sreg                                                    ; work         ;
;    |dutyratio_sreg:U4_S|                                                                                                          ; 34.3 (34.3)          ; 40.0 (40.0)                      ; 6.2 (6.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 58 (58)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|dutyratio_sreg:U4_S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dutyratio_sreg                                                    ; work         ;
;    |dutyratio_sreg:U4_T|                                                                                                          ; 36.5 (36.5)          ; 41.0 (41.0)                      ; 4.6 (4.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 60 (60)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|dutyratio_sreg:U4_T                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dutyratio_sreg                                                    ; work         ;
;    |machinetm:D1|                                                                                                                 ; 6.8 (6.8)            ; 7.7 (7.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D10|                                                                                                                ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; machinetm                                                         ; work         ;
;    |machinetm:D11|                                                                                                                ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; machinetm                                                         ; work         ;
;    |machinetm:D12|                                                                                                                ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; machinetm                                                         ; work         ;
;    |machinetm:D13|                                                                                                                ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; machinetm                                                         ; work         ;
;    |machinetm:D14|                                                                                                                ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; machinetm                                                         ; work         ;
;    |machinetm:D2|                                                                                                                 ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D3|                                                                                                                 ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D4|                                                                                                                 ; 7.4 (7.4)            ; 8.5 (8.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D5|                                                                                                                 ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D6|                                                                                                                 ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D7|                                                                                                                 ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D8|                                                                                                                 ; 6.8 (6.8)            ; 8.5 (8.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |machinetm:D9|                                                                                                                 ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|machinetm:D9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; machinetm                                                         ; work         ;
;    |pll:P2|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|pll:P2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll                                                               ; work         ;
;       |altpll:altpll_component|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|pll:P2|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altpll                                                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|pll:P2|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pll_altpll                                                        ; work         ;
;    |receptor:U7|                                                                                                                  ; 23.3 (23.3)          ; 27.2 (27.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|receptor:U7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; receptor                                                          ; work         ;
;    |rectificador:R1|                                                                                                              ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|rectificador:R1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; rectificador                                                      ; work         ;
;    |rectificador:R2|                                                                                                              ; 3.7 (3.7)            ; 4.8 (4.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|rectificador:R2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; rectificador                                                      ; work         ;
;    |rectificador:R3|                                                                                                              ; 3.8 (3.8)            ; 4.3 (4.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|rectificador:R3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; rectificador                                                      ; work         ;
;    |signalcontrol:S0|                                                                                                             ; 37.5 (37.5)          ; 38.5 (38.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|signalcontrol:S0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; signalcontrol                                                     ; work         ;
;    |signalcontrol:S1|                                                                                                             ; 51.2 (51.2)          ; 52.7 (52.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|signalcontrol:S1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; signalcontrol                                                     ; work         ;
;    |signalcontrol:S2|                                                                                                             ; 48.3 (48.3)          ; 50.5 (50.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|signalcontrol:S2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; signalcontrol                                                     ; work         ;
;    |signalcontrol:S3|                                                                                                             ; 48.8 (48.8)          ; 51.0 (51.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|signalcontrol:S3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; signalcontrol                                                     ; work         ;
;    |signalcontrol:S4|                                                                                                             ; 49.2 (49.2)          ; 51.0 (51.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|signalcontrol:S4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; signalcontrol                                                     ; work         ;
;    |timer:T1|                                                                                                                     ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|timer:T1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; timer                                                             ; work         ;
;    |top_phase:U6|                                                                                                                 ; 61.3 (0.0)           ; 65.7 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (0)             ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|top_phase:U6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; top_phase                                                         ; work         ;
;       |automate_phase:U2|                                                                                                         ; 26.2 (26.2)          ; 28.2 (28.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|top_phase:U6|automate_phase:U2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; automate_phase                                                    ; work         ;
;       |control_phase:U1|                                                                                                          ; 35.2 (35.2)          ; 37.5 (37.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_converter_hps_innovate|top_phase:U6|control_phase:U1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; control_phase                                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; MISO5               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_5              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_8              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_5              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_6              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_7              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_8              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_10             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_12             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_10             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_12             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_5              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_6              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_7              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_8              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_10             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_12             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SCLK_A              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SCLK_B              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; cuenta[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; cuenta[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; cuenta[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; cuenta[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; phi_min             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; phi_max             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MISO4               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DA_SSEL             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DA_MOSI             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SSEL1               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SSEL3               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SSEL4               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_1              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_2              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_3              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV6_4              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_1              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_2              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_3              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV3_4              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_1              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_2              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_3              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_4              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_6              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV1_7              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV4_5              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV4_6              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV4_7              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRV4_8              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; cuenta[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLK                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RST                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; go                  ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MISO2               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MISO6               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MISO8               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_TXD             ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CLK                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - top_phase:U6|automate_phase:U2|clk1s                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; RST                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - rectificador:R1|nsw                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - rectificador:R2|nsw                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - rectificador:R3|nsw                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - comb~0                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - RST~inputCLKENA0                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; go                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - top_phase:U6|automate_phase:U2|Selector0~0                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_phase:U6|automate_phase:U2|Selector1~0                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_phase:U6|automate_phase:U2|Selector3~1                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - go2phase~1                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; MISO2                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ADC7476:U1_R|\Bufffer_SPI:tdonne1[0]~feeder                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; MISO6                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ADC7476:U1_S|\Bufffer_SPI:tdonne1[0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; MISO8                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ADC7476:U1_T|\Bufffer_SPI:tdonne1[0]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; USB_TXD                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - receptor:U7|data[5]~0                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[0]~1                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[9]~2                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|asignacion[1]~0                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - receptor:U7|asignacion[2]~1                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - receptor:U7|cuenta[0]~1                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - receptor:U7|data[6]~3                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[7]~4                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[8]~5                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[1]~6                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[2]~7                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[3]~8                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|data[4]~9                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - receptor:U7|asignacion[0]~2                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - receptor:U7|asignacion[3]~3                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - USB_TXD~_wirecell                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                               ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD5628:U2|Bufffer_SPI~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X68_Y8_N3                            ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|Bufffer_SPI~1                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X70_Y8_N12                           ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|Equal3~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X68_Y8_N30                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|\Bufffer_SPI:tdonne[15]~1                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y8_N39                           ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|cs                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y8_N54                          ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|fin_tx                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X67_Y8_N5                                 ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; AD5628:U2|i_spi_clk                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X68_Y8_N41                                ; 40      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_R|Data_out1[9]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y20_N21                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_R|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y20_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_R|ep.RECEPTION                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X61_Y20_N56                               ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_R|i_spi_clk                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X61_Y20_N26                               ; 34      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_S|Data_out1[9]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y29_N33                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_S|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y29_N45                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_S|ep.RECEPTION                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y29_N2                                ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_S|i_spi_clk                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X35_Y29_N20                               ; 31      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_T|Data_out1[11]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y23_N33                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_T|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y23_N9                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_T|ep.RECEPTION                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X45_Y23_N38                               ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC7476:U1_T|i_spi_clk                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X45_Y23_N20                               ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_V11                                      ; 1802    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_V11                                      ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Equal0~4                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y6_N42                           ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator|LessThan0~9 ; LABCELL_X77_Y25_N30                          ; 111     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[27]~0                                                                                     ; LABCELL_X77_Y25_N18                          ; 106     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator|LessThan0~9 ; LABCELL_X11_Y20_N48                          ; 102     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[27]~0                                                                                     ; LABCELL_X12_Y18_N42                          ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_comparator_GN:comparator|LessThan0~9 ; LABCELL_X62_Y26_N21                          ; 116     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_delay_GNKZDMBKQG:delay|alt_dspbuilder_SDelay:Delay1i|result[27]~0                                                                                     ; LABCELL_X62_Y26_N30                          ; 111     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AH17                                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AH17                                     ; 3178    ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; automate:U3|temp[0]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y8_N45                           ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_R|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y11_N57                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_R|scount[0]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y11_N0                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_S|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y12_N30                          ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_S|scount[0]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y12_N12                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_T|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y14_N15                         ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; automateSW:U5_T|scount[0]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y16_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y6_N39                           ; 50      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:U10|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ; FF_X34_Y37_N59                               ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                  ; FF_X43_Y35_N41                               ; 1477    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                  ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                                                 ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                                                 ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                                                 ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                  ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                   ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                    ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                            ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                             ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                         ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                    ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                   ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                           ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                           ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                        ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                             ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                         ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                    ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                   ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                           ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                           ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                        ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                             ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                         ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                    ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                   ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                           ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                           ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                        ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                             ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                         ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                    ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                   ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                           ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                           ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                        ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                             ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                                  ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                                            ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                                                     ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                                                                    ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                                                     ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                                                     ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                                                     ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                                                     ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_led:led|always0~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y38_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y43_N42                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y37_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y36_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y36_N39                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y41_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y40_N39                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y41_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y43_N27                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y44_N51                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y39_N30                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y33_N9                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y40_N21                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y44_N24                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y33_N45                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y39_N3                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y39_N21                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y34_N51                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y36_N21                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                          ; LABCELL_X33_Y43_N30                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                           ; LABCELL_X31_Y43_N21                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                          ; LABCELL_X35_Y38_N18                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                           ; LABCELL_X31_Y38_N3                           ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                ; MLABCELL_X47_Y39_N51                         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                 ; LABCELL_X46_Y38_N39                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                              ; LABCELL_X46_Y42_N39                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                               ; LABCELL_X45_Y41_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                          ; MLABCELL_X34_Y41_N18                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                           ; LABCELL_X33_Y41_N9                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                          ; LABCELL_X35_Y44_N42                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                           ; LABCELL_X37_Y44_N33                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                 ; LABCELL_X35_Y42_N6                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                  ; MLABCELL_X34_Y42_N24                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; LABCELL_X33_Y38_N0                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; LABCELL_X33_Y39_N18                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; LABCELL_X37_Y40_N6                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; MLABCELL_X39_Y40_N3                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; LABCELL_X40_Y44_N12                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; LABCELL_X37_Y42_N51                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; LABCELL_X35_Y40_N42                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; MLABCELL_X34_Y40_N39                         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; LABCELL_X36_Y37_N30                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; LABCELL_X36_Y39_N9                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                        ; MLABCELL_X39_Y37_N12                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                         ; LABCELL_X42_Y37_N39                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y43_N30                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y37_N48                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y36_N54                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y41_N33                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y41_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y43_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y44_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y39_N27                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y40_N3                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y44_N6                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y39_N51                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y39_N45                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y36_N30                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y37_N36                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y37_N18                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y43_N9                           ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y43_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y43_N24                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y39_N42                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y39_N30                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y41_N54                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y41_N0                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y44_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y44_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y43_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y43_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y38_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y38_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y38_N18                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y38_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y44_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y44_N48                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y37_N18                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y37_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y40_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y40_N48                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y40_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y40_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y37_N54                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y37_N36                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y42_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y42_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y42_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:U10|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_R|sclk                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X68_Y11_N50                               ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_R|zcf                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y11_N33                          ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_S|sclk                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X64_Y8_N38                                ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_S|zcf                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y12_N15                          ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_T|Equal0~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X68_Y11_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_T|sclk                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X66_Y9_N17                                ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dutyratio_sreg:U4_T|zcf                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y14_N12                          ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 170     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll2_outclk                                                                                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y21_N1                   ; 2949    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; receptor:U7|cuenta[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y1_N42                           ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; receptor:U7|cuenta[0]~1                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y1_N45                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; receptor:U7|data_out[0]~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y1_N15                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; receptor:U7|flag_rx                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X62_Y1_N5                                 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; receptor:U7|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y1_N18                           ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; signalcontrol:S0|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X71_Y8_N42                           ; 192     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; signalcontrol:S0|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X71_Y8_N15                           ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; timer:T1|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y8_N48                           ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; timer:T1|t_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y8_N50                                ; 961     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_phase:U6|automate_phase:U2|Equal0~5                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y6_N6                            ; 29      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; top_phase:U6|automate_phase:U2|clk1s                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X77_Y5_N53                                ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_phase:U6|automate_phase:U2|scuenta[3]~1                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y5_N48                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_phase:U6|control_phase:U1|sphi[8]~4                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y7_N42                           ; 36      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLK                                                                               ; PIN_V11                               ; 1802    ; Global Clock         ; GCLK0            ; --                        ;
; RST                                                                               ; PIN_AH17                              ; 3178    ; Global Clock         ; GCLK4            ; --                        ;
; cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK8            ; --                        ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 170     ; Global Clock         ; GCLK1            ; --                        ;
; pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll2_outclk ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 2949    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:U10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1477    ;
; timer:T1|t_0                                                                                                                      ; 961     ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                               ; Location                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNS4G2BRKR.hex ; M10K_X69_Y14_N0, M10K_X69_Y15_N0, M10K_X69_Y16_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNXV4IIFCR.hex ; M10K_X69_Y14_N0, M10K_X69_Y15_N0, M10K_X69_Y16_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNS4G2BRKR.hex ; M10K_X26_Y14_N0, M10K_X26_Y15_N0, M10K_X26_Y17_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNXV4IIFCR.hex ; M10K_X26_Y14_N0, M10K_X26_Y15_N0, M10K_X26_Y17_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNS4G2BRKR:cos|altsyncram:u1|altsyncram_ic44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNS4G2BRKR.hex ; M10K_X49_Y21_N0, M10K_X49_Y20_N0, M10K_X49_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0|alt_dspbuilder_rom_GNXV4IIFCR:sin|altsyncram:u1|altsyncram_ge44:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 3           ; 0     ; alt_dspbuilder_rom_GNXV4IIFCR.hex ; M10K_X49_Y21_N0, M10K_X49_Y20_N0, M10K_X49_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 39          ;
; Total number of DSP blocks        ; 39          ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 39          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                            ; Two Independent 18x18 ; DSP_X54_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                            ; Two Independent 18x18 ; DSP_X86_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~108                                                                            ; Two Independent 18x18 ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                            ; Two Independent 18x18 ; DSP_X54_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                            ; Two Independent 18x18 ; DSP_X86_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~449                                                                            ; Two Independent 18x18 ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                             ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                             ; Two Independent 18x18 ; DSP_X86_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                             ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X32_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X86_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X86_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X32_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~80  ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~421 ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                           ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X86_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                           ; Two Independent 18x18 ; DSP_X86_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8                                                                                           ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100 ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441 ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100 ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441 ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~100 ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_45t:auto_generated|Mult0~441 ; Two Independent 18x18 ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_T|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_R|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; PLL_3orden_change:P1_S|PLL_3orden_change_GN:\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\greg:U0|mult_55t:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,405 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 49 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 4,169 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 1,982 / 56,300 ( 4 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,796 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 43 / 67 ( 64 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 71 / 156 ( 46 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,994 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 115 / 12,676 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 138 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 5,969 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 7,972 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 25 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 94           ; 0            ; 94           ; 0            ; 32           ; 180       ; 94           ; 0            ; 180       ; 180       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 11           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 98           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 86           ; 180          ; 86           ; 180          ; 148          ; 0         ; 86           ; 180          ; 0         ; 0         ; 155          ; 134          ; 180          ; 180          ; 180          ; 155          ; 134          ; 180          ; 180          ; 180          ; 169          ; 134          ; 109          ; 180          ; 180          ; 180          ; 180          ; 82           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; MISO5               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_8              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_6              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_7              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_8              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_10             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_12             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_10             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_12             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_6              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_7              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_8              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_10             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_12             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SCLK_A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SCLK_B              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cuenta[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cuenta[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cuenta[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cuenta[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; phi_min             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; phi_max             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MISO4               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DA_SSEL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DA_MOSI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSEL1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSEL3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSEL4               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV6_4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV3_4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_6              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV1_7              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV4_5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV4_6              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV4_7              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRV4_8              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_CLK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MISO       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MOSI       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cuenta[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RST                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; go                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MISO2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MISO6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MISO8               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_TXD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "top_converter_hps_innovate"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/pll_altpll.v Line: 61
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 86 pins of 180 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 47
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL pll:P2|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8
    Info (11162): pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 149 fanout uses global clock CLKCTRL_G1
    Info (11162): pll:P2|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 with 3706 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLK~inputCLKENA0 with 1721 fanout uses global clock CLKCTRL_G0
    Info (11162): RST~inputCLKENA0 with 3831 fanout uses global clock CLKCTRL_G6
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver RST~inputCLKENA0, placed at CLKCTRL_G6
        Info (179012): Refclk input I/O pad RST is placed onto PIN_AH17
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332104): Reading SDC File: 'cpu/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cpu/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:U10|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:U10|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at cpu_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at cpu_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sdc Line: 48
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764 is being clocked by CLK
Warning (332060): Node: ADC7476:U1_T|i_spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADC7476:U1_T|Data_out1[0] is being clocked by ADC7476:U1_T|i_spi_clk
Warning (332060): Node: AD5628:U2|i_spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD5628:U2|fin_tx is being clocked by AD5628:U2|i_spi_clk
Warning (332060): Node: ADC7476:U1_S|i_spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADC7476:U1_S|Data_out1[0] is being clocked by ADC7476:U1_S|i_spi_clk
Warning (332060): Node: ADC7476:U1_R|i_spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADC7476:U1_R|Data_out1[0] is being clocked by ADC7476:U1_R|i_spi_clk
Warning (332060): Node: AD5628:U2|fin_tx was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD5628:U2|address_command[3] is being clocked by AD5628:U2|fin_tx
Warning (332060): Node: dutyratio_sreg:U4_T|q1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register automateSW:U5_T|scount[7] is being clocked by dutyratio_sreg:U4_T|q1
Warning (332060): Node: dutyratio_sreg:U4_R|q1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register automateSW:U5_R|scount[1] is being clocked by dutyratio_sreg:U4_R|q1
Warning (332060): Node: dutyratio_sreg:U4_S|q1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register automateSW:U5_S|scount[1] is being clocked by dutyratio_sreg:U4_S|q1
Warning (332060): Node: top_phase:U6|automate_phase:U2|clk1s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top_phase:U6|automate_phase:U2|scuenta[3] is being clocked by top_phase:U6|automate_phase:U2|clk1s
Warning (332060): Node: dutyratio_sreg:U4_R|sclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dutyratio_sreg:U4_R|alpha[0] is being clocked by dutyratio_sreg:U4_R|sclk
Warning (332060): Node: dutyratio_sreg:U4_S|sclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dutyratio_sreg:U4_S|alpha[0] is being clocked by dutyratio_sreg:U4_S|sclk
Warning (332060): Node: dutyratio_sreg:U4_T|sclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dutyratio_sreg:U4_T|alpha[0] is being clocked by dutyratio_sreg:U4_T|sclk
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: U10|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: P2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 U10|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 870 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:37
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:24
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 2.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 72
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 32
    Info (169065): Pin HPS_ENET_INT_N has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 50
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 58
    Info (169065): Pin HPS_I2C0_SCLK has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 59
    Info (169065): Pin HPS_I2C0_SDAT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 60
    Info (169065): Pin HPS_I2C1_SCLK has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 61
    Info (169065): Pin HPS_I2C1_SDAT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 62
    Info (169065): Pin HPS_KEY has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 63
    Info (169065): Pin HPS_LED has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 64
    Info (169065): Pin HPS_LTC_GPIO has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 65
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U10|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd Line: 43
Info (144001): Generated suppressed messages file D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/output_files/top_converter_hps_innovate.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 8463 megabytes
    Info: Processing ended: Fri Apr 15 10:04:04 2022
    Info: Elapsed time: 00:02:43
    Info: Total CPU time (on all processors): 00:08:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/output_files/top_converter_hps_innovate.fit.smsg.


