// Seed: 2993257424
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  tri1 id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(), .id_2(id_5), .id_3(id_2)
  );
  assign id_4 = 1;
  assign id_6 = id_3[1'h0 : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_4, id_2
  );
  assign id_7 = ~1;
  time id_8;
  id_9(
      id_7, id_1 - id_2, id_1
  );
  wire id_10;
endmodule
