// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_load_input_tile_block_from_DRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_fm_buf_address0,
        in_fm_buf_ce0,
        in_fm_buf_we0,
        in_fm_buf_d0,
        in_fm_buf_q0,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RFIFONUM,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        in_fm,
        ti,
        tj
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] in_fm_buf_address0;
output   in_fm_buf_ce0;
output   in_fm_buf_we0;
output  [735:0] in_fm_buf_d0;
input  [735:0] in_fm_buf_q0;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [63:0] m_axi_fm_AWADDR;
output  [0:0] m_axi_fm_AWID;
output  [31:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [0:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [15:0] m_axi_fm_WDATA;
output  [1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [0:0] m_axi_fm_WID;
output  [0:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [63:0] m_axi_fm_ARADDR;
output  [0:0] m_axi_fm_ARID;
output  [31:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [0:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [15:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [0:0] m_axi_fm_RID;
input  [9:0] m_axi_fm_RFIFONUM;
input  [0:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [0:0] m_axi_fm_BID;
input  [0:0] m_axi_fm_BUSER;
input  [63:0] in_fm;
input  [3:0] ti;
input  [4:0] tj;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_fm_ARVALID;
reg m_axi_fm_RREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] height_offset_fu_239_p2;
reg   [9:0] height_offset_reg_1524;
wire   [0:0] empty_fu_552_p2;
reg   [0:0] empty_reg_1530;
wire    ap_CS_fsm_state2;
wire   [0:0] empty_66_fu_559_p2;
reg   [0:0] empty_66_reg_1535;
wire   [0:0] empty_67_fu_566_p2;
reg   [0:0] empty_67_reg_1540;
wire   [0:0] empty_68_fu_573_p2;
reg   [0:0] empty_68_reg_1545;
wire   [0:0] empty_69_fu_580_p2;
reg   [0:0] empty_69_reg_1550;
wire   [0:0] empty_70_fu_587_p2;
reg   [0:0] empty_70_reg_1555;
wire   [0:0] empty_71_fu_594_p2;
reg   [0:0] empty_71_reg_1560;
wire   [0:0] empty_72_fu_601_p2;
reg   [0:0] empty_72_reg_1565;
wire   [0:0] empty_73_fu_608_p2;
reg   [0:0] empty_73_reg_1570;
wire   [0:0] empty_74_fu_615_p2;
reg   [0:0] empty_74_reg_1575;
wire   [0:0] empty_75_fu_622_p2;
reg   [0:0] empty_75_reg_1580;
wire   [0:0] empty_76_fu_629_p2;
reg   [0:0] empty_76_reg_1585;
wire   [0:0] empty_77_fu_636_p2;
reg   [0:0] empty_77_reg_1590;
wire   [10:0] add_ln39_fu_1195_p2;
reg   [10:0] add_ln39_reg_1595;
wire   [63:0] add_ln51_181_fu_1202_p2;
reg   [63:0] add_ln51_181_reg_1600;
wire   [63:0] add_ln51_178_fu_1209_p2;
reg   [63:0] add_ln51_178_reg_1605;
wire   [63:0] add_ln51_175_fu_1216_p2;
reg   [63:0] add_ln51_175_reg_1610;
wire   [63:0] add_ln51_172_fu_1223_p2;
reg   [63:0] add_ln51_172_reg_1615;
wire   [63:0] add_ln51_169_fu_1230_p2;
reg   [63:0] add_ln51_169_reg_1620;
wire   [63:0] add_ln51_166_fu_1237_p2;
reg   [63:0] add_ln51_166_reg_1625;
wire   [63:0] add_ln51_163_fu_1244_p2;
reg   [63:0] add_ln51_163_reg_1630;
wire   [63:0] add_ln51_160_fu_1251_p2;
reg   [63:0] add_ln51_160_reg_1635;
wire   [63:0] add_ln51_157_fu_1258_p2;
reg   [63:0] add_ln51_157_reg_1640;
wire   [63:0] add_ln51_154_fu_1265_p2;
reg   [63:0] add_ln51_154_reg_1645;
wire   [63:0] add_ln51_151_fu_1272_p2;
reg   [63:0] add_ln51_151_reg_1650;
wire   [63:0] add_ln51_148_fu_1279_p2;
reg   [63:0] add_ln51_148_reg_1655;
wire   [63:0] add_ln51_145_fu_1286_p2;
reg   [63:0] add_ln51_145_reg_1660;
wire   [63:0] add_ln51_142_fu_1293_p2;
reg   [63:0] add_ln51_142_reg_1665;
wire   [63:0] add_ln51_139_fu_1300_p2;
reg   [63:0] add_ln51_139_reg_1670;
wire   [63:0] add_ln51_135_fu_1307_p2;
reg   [63:0] add_ln51_135_reg_1675;
wire   [63:0] add_ln51_130_fu_1314_p2;
reg   [63:0] add_ln51_130_reg_1680;
wire   [63:0] add_ln51_126_fu_1321_p2;
reg   [63:0] add_ln51_126_reg_1685;
wire   [63:0] add_ln51_121_fu_1328_p2;
reg   [63:0] add_ln51_121_reg_1690;
wire   [63:0] add_ln51_117_fu_1335_p2;
reg   [63:0] add_ln51_117_reg_1695;
wire   [63:0] add_ln51_112_fu_1342_p2;
reg   [63:0] add_ln51_112_reg_1700;
wire   [63:0] add_ln51_108_fu_1349_p2;
reg   [63:0] add_ln51_108_reg_1705;
wire   [63:0] add_ln51_103_fu_1356_p2;
reg   [63:0] add_ln51_103_reg_1710;
wire   [63:0] add_ln51_99_fu_1363_p2;
reg   [63:0] add_ln51_99_reg_1715;
wire   [63:0] add_ln51_94_fu_1370_p2;
reg   [63:0] add_ln51_94_reg_1720;
wire   [63:0] add_ln51_90_fu_1377_p2;
reg   [63:0] add_ln51_90_reg_1725;
wire   [63:0] add_ln51_85_fu_1384_p2;
reg   [63:0] add_ln51_85_reg_1730;
wire   [63:0] add_ln51_81_fu_1391_p2;
reg   [63:0] add_ln51_81_reg_1735;
wire   [63:0] add_ln51_76_fu_1398_p2;
reg   [63:0] add_ln51_76_reg_1740;
wire   [63:0] add_ln51_72_fu_1405_p2;
reg   [63:0] add_ln51_72_reg_1745;
wire   [63:0] add_ln51_67_fu_1412_p2;
reg   [63:0] add_ln51_67_reg_1750;
wire   [63:0] add_ln51_63_fu_1419_p2;
reg   [63:0] add_ln51_63_reg_1755;
wire   [63:0] add_ln51_58_fu_1426_p2;
reg   [63:0] add_ln51_58_reg_1760;
wire   [63:0] add_ln51_54_fu_1433_p2;
reg   [63:0] add_ln51_54_reg_1765;
wire   [63:0] add_ln51_49_fu_1440_p2;
reg   [63:0] add_ln51_49_reg_1770;
wire   [63:0] add_ln51_45_fu_1447_p2;
reg   [63:0] add_ln51_45_reg_1775;
wire   [63:0] add_ln51_40_fu_1454_p2;
reg   [63:0] add_ln51_40_reg_1780;
wire   [63:0] add_ln51_36_fu_1461_p2;
reg   [63:0] add_ln51_36_reg_1785;
wire   [63:0] add_ln51_31_fu_1468_p2;
reg   [63:0] add_ln51_31_reg_1790;
wire   [63:0] add_ln51_27_fu_1475_p2;
reg   [63:0] add_ln51_27_reg_1795;
wire   [63:0] add_ln51_22_fu_1482_p2;
reg   [63:0] add_ln51_22_reg_1800;
wire   [63:0] add_ln51_18_fu_1489_p2;
reg   [63:0] add_ln51_18_reg_1805;
wire   [63:0] add_ln51_13_fu_1496_p2;
reg   [63:0] add_ln51_13_reg_1810;
wire   [63:0] add_ln51_9_fu_1503_p2;
reg   [63:0] add_ln51_9_reg_1815;
wire   [63:0] add_ln51_4_fu_1510_p2;
reg   [63:0] add_ln51_4_reg_1820;
wire   [63:0] add_ln51_fu_1517_p2;
reg   [63:0] add_ln51_reg_1825;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_idle;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_ready;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWUSER;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WVALID;
wire   [15:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WDATA;
wire   [1:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WSTRB;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WLAST;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WID;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WUSER;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARUSER;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_RREADY;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_BREADY;
wire   [7:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_address0;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_ce0;
wire    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_we0;
wire   [735:0] grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_d0;
reg    grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [3:0] height_offset_fu_239_p0;
wire   [6:0] height_offset_fu_239_p1;
wire   [9:0] shl_ln_fu_248_p3;
wire   [7:0] shl_ln28_1_fu_260_p3;
wire   [10:0] zext_ln28_fu_256_p1;
wire   [10:0] zext_ln28_1_fu_268_p1;
wire   [10:0] width_offset_fu_272_p2;
wire   [11:0] zext_ln28_2_fu_278_p1;
wire   [11:0] input_x_fu_282_p2;
wire   [11:0] input_x_1_fu_288_p2;
wire   [11:0] input_x_2_fu_294_p2;
wire   [10:0] input_x_4_fu_300_p2;
wire   [10:0] input_x_5_fu_306_p2;
wire   [10:0] input_x_6_fu_312_p2;
wire   [10:0] input_x_7_fu_318_p2;
wire   [10:0] input_x_8_fu_324_p2;
wire   [10:0] input_x_9_fu_330_p2;
wire   [10:0] input_x_10_fu_336_p2;
wire   [10:0] input_x_43_fu_534_p2;
wire   [10:0] input_x_44_fu_540_p2;
wire   [10:0] input_x_45_fu_546_p2;
wire   [11:0] shl_ln4_fu_643_p3;
wire   [11:0] shl_ln51_1_fu_655_p3;
wire   [11:0] shl_ln51_2_fu_667_p3;
wire   [10:0] input_x_42_fu_528_p2;
wire   [11:0] shl_ln51_3_fu_679_p3;
wire   [10:0] input_x_41_fu_522_p2;
wire   [11:0] shl_ln51_4_fu_691_p3;
wire   [10:0] input_x_40_fu_516_p2;
wire   [11:0] shl_ln51_5_fu_703_p3;
wire   [10:0] input_x_39_fu_510_p2;
wire   [11:0] shl_ln51_6_fu_715_p3;
wire   [10:0] input_x_38_fu_504_p2;
wire   [11:0] shl_ln51_7_fu_727_p3;
wire   [10:0] input_x_37_fu_498_p2;
wire   [11:0] shl_ln51_8_fu_739_p3;
wire   [10:0] input_x_36_fu_492_p2;
wire   [11:0] shl_ln51_9_fu_751_p3;
wire   [10:0] input_x_35_fu_486_p2;
wire   [11:0] shl_ln51_s_fu_763_p3;
wire   [10:0] input_x_34_fu_480_p2;
wire   [11:0] shl_ln51_10_fu_775_p3;
wire   [10:0] input_x_33_fu_474_p2;
wire   [11:0] shl_ln51_11_fu_787_p3;
wire   [10:0] input_x_32_fu_468_p2;
wire   [11:0] shl_ln51_12_fu_799_p3;
wire   [10:0] input_x_31_fu_462_p2;
wire   [11:0] shl_ln51_13_fu_811_p3;
wire   [10:0] input_x_30_fu_456_p2;
wire   [11:0] shl_ln51_14_fu_823_p3;
wire   [10:0] input_x_29_fu_450_p2;
wire   [11:0] shl_ln51_15_fu_835_p3;
wire   [10:0] input_x_28_fu_444_p2;
wire   [11:0] shl_ln51_16_fu_847_p3;
wire   [10:0] input_x_27_fu_438_p2;
wire   [11:0] shl_ln51_17_fu_859_p3;
wire   [10:0] input_x_26_fu_432_p2;
wire   [11:0] shl_ln51_18_fu_871_p3;
wire   [10:0] input_x_25_fu_426_p2;
wire   [11:0] shl_ln51_19_fu_883_p3;
wire   [10:0] input_x_24_fu_420_p2;
wire   [11:0] shl_ln51_20_fu_895_p3;
wire   [10:0] input_x_23_fu_414_p2;
wire   [11:0] shl_ln51_21_fu_907_p3;
wire   [10:0] input_x_22_fu_408_p2;
wire   [11:0] shl_ln51_22_fu_919_p3;
wire   [10:0] input_x_21_fu_402_p2;
wire   [11:0] shl_ln51_23_fu_931_p3;
wire   [10:0] input_x_20_fu_396_p2;
wire   [11:0] shl_ln51_24_fu_943_p3;
wire   [10:0] input_x_19_fu_390_p2;
wire   [11:0] shl_ln51_25_fu_955_p3;
wire   [10:0] input_x_18_fu_384_p2;
wire   [11:0] shl_ln51_26_fu_967_p3;
wire   [10:0] input_x_17_fu_378_p2;
wire   [11:0] shl_ln51_27_fu_979_p3;
wire   [10:0] input_x_16_fu_372_p2;
wire   [11:0] shl_ln51_28_fu_991_p3;
wire   [10:0] input_x_15_fu_366_p2;
wire   [11:0] shl_ln51_29_fu_1003_p3;
wire   [10:0] input_x_14_fu_360_p2;
wire   [11:0] shl_ln51_30_fu_1015_p3;
wire   [10:0] input_x_13_fu_354_p2;
wire   [11:0] shl_ln51_31_fu_1027_p3;
wire   [10:0] input_x_12_fu_348_p2;
wire   [11:0] shl_ln51_32_fu_1039_p3;
wire   [10:0] input_x_11_fu_342_p2;
wire   [11:0] shl_ln51_33_fu_1051_p3;
wire   [11:0] shl_ln51_34_fu_1063_p3;
wire   [11:0] shl_ln51_35_fu_1075_p3;
wire   [11:0] shl_ln51_36_fu_1087_p3;
wire   [11:0] shl_ln51_37_fu_1099_p3;
wire   [11:0] shl_ln51_38_fu_1111_p3;
wire   [11:0] shl_ln51_39_fu_1123_p3;
wire   [11:0] shl_ln51_40_fu_1135_p3;
wire   [11:0] shl_ln51_41_fu_1147_p3;
wire   [12:0] shl_ln51_42_fu_1159_p3;
wire   [12:0] shl_ln51_43_fu_1171_p3;
wire   [12:0] shl_ln51_44_fu_1183_p3;
wire   [10:0] zext_ln27_fu_245_p1;
wire   [63:0] zext_ln51_fu_651_p1;
wire   [63:0] zext_ln51_2_fu_663_p1;
wire   [63:0] zext_ln51_3_fu_675_p1;
wire   [63:0] zext_ln51_4_fu_687_p1;
wire   [63:0] zext_ln51_5_fu_699_p1;
wire   [63:0] zext_ln51_6_fu_711_p1;
wire   [63:0] zext_ln51_7_fu_723_p1;
wire   [63:0] zext_ln51_8_fu_735_p1;
wire   [63:0] zext_ln51_9_fu_747_p1;
wire   [63:0] zext_ln51_10_fu_759_p1;
wire   [63:0] zext_ln51_11_fu_771_p1;
wire   [63:0] zext_ln51_12_fu_783_p1;
wire   [63:0] zext_ln51_13_fu_795_p1;
wire   [63:0] zext_ln51_14_fu_807_p1;
wire   [63:0] zext_ln51_15_fu_819_p1;
wire   [63:0] zext_ln51_16_fu_831_p1;
wire   [63:0] zext_ln51_17_fu_843_p1;
wire   [63:0] zext_ln51_18_fu_855_p1;
wire   [63:0] zext_ln51_19_fu_867_p1;
wire   [63:0] zext_ln51_20_fu_879_p1;
wire   [63:0] zext_ln51_21_fu_891_p1;
wire   [63:0] zext_ln51_22_fu_903_p1;
wire   [63:0] zext_ln51_23_fu_915_p1;
wire   [63:0] zext_ln51_24_fu_927_p1;
wire   [63:0] zext_ln51_25_fu_939_p1;
wire   [63:0] zext_ln51_26_fu_951_p1;
wire   [63:0] zext_ln51_27_fu_963_p1;
wire   [63:0] zext_ln51_28_fu_975_p1;
wire   [63:0] zext_ln51_29_fu_987_p1;
wire   [63:0] zext_ln51_30_fu_999_p1;
wire   [63:0] zext_ln51_31_fu_1011_p1;
wire   [63:0] zext_ln51_32_fu_1023_p1;
wire   [63:0] zext_ln51_33_fu_1035_p1;
wire   [63:0] zext_ln51_34_fu_1047_p1;
wire   [63:0] zext_ln51_35_fu_1059_p1;
wire   [63:0] zext_ln51_36_fu_1071_p1;
wire   [63:0] zext_ln51_37_fu_1083_p1;
wire   [63:0] zext_ln51_38_fu_1095_p1;
wire   [63:0] zext_ln51_39_fu_1107_p1;
wire   [63:0] zext_ln51_40_fu_1119_p1;
wire   [63:0] zext_ln51_41_fu_1131_p1;
wire   [63:0] zext_ln51_42_fu_1143_p1;
wire   [63:0] zext_ln51_43_fu_1155_p1;
wire  signed [63:0] sext_ln51_46_fu_1167_p1;
wire  signed [63:0] sext_ln51_47_fu_1179_p1;
wire  signed [63:0] sext_ln34_fu_1191_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [9:0] height_offset_fu_239_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg = 1'b0;
end

tiled_conv_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start),
    .ap_done(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done),
    .ap_idle(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_idle),
    .ap_ready(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_ready),
    .m_axi_fm_AWVALID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(m_axi_fm_ARREADY),
    .m_axi_fm_ARADDR(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(m_axi_fm_RVALID),
    .m_axi_fm_RREADY(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(m_axi_fm_RDATA),
    .m_axi_fm_RLAST(m_axi_fm_RLAST),
    .m_axi_fm_RID(m_axi_fm_RID),
    .m_axi_fm_RFIFONUM(m_axi_fm_RFIFONUM),
    .m_axi_fm_RUSER(m_axi_fm_RUSER),
    .m_axi_fm_RRESP(m_axi_fm_RRESP),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .add_ln51_181(add_ln51_181_reg_1600),
    .empty_21(empty_77_reg_1590),
    .add_ln51_178(add_ln51_178_reg_1605),
    .empty_22(empty_76_reg_1585),
    .add_ln51_175(add_ln51_175_reg_1610),
    .empty_23(empty_75_reg_1580),
    .add_ln51_172(add_ln51_172_reg_1615),
    .add_ln51_169(add_ln51_169_reg_1620),
    .add_ln51_166(add_ln51_166_reg_1625),
    .add_ln51_163(add_ln51_163_reg_1630),
    .add_ln51_160(add_ln51_160_reg_1635),
    .add_ln51_157(add_ln51_157_reg_1640),
    .add_ln51_154(add_ln51_154_reg_1645),
    .add_ln51_151(add_ln51_151_reg_1650),
    .add_ln51_148(add_ln51_148_reg_1655),
    .add_ln51_145(add_ln51_145_reg_1660),
    .add_ln51_142(add_ln51_142_reg_1665),
    .add_ln51_139(add_ln51_139_reg_1670),
    .add_ln51_135(add_ln51_135_reg_1675),
    .add_ln51_130(add_ln51_130_reg_1680),
    .add_ln51_126(add_ln51_126_reg_1685),
    .add_ln51_121(add_ln51_121_reg_1690),
    .add_ln51_117(add_ln51_117_reg_1695),
    .add_ln51_112(add_ln51_112_reg_1700),
    .add_ln51_108(add_ln51_108_reg_1705),
    .add_ln51_103(add_ln51_103_reg_1710),
    .add_ln51_99(add_ln51_99_reg_1715),
    .add_ln51_94(add_ln51_94_reg_1720),
    .add_ln51_90(add_ln51_90_reg_1725),
    .add_ln51_85(add_ln51_85_reg_1730),
    .add_ln51_81(add_ln51_81_reg_1735),
    .add_ln51_76(add_ln51_76_reg_1740),
    .add_ln51_72(add_ln51_72_reg_1745),
    .add_ln51_67(add_ln51_67_reg_1750),
    .add_ln51_63(add_ln51_63_reg_1755),
    .add_ln51_58(add_ln51_58_reg_1760),
    .add_ln51_54(add_ln51_54_reg_1765),
    .add_ln51_49(add_ln51_49_reg_1770),
    .add_ln51_45(add_ln51_45_reg_1775),
    .empty_24(empty_74_reg_1575),
    .add_ln51_40(add_ln51_40_reg_1780),
    .empty_25(empty_73_reg_1570),
    .add_ln51_36(add_ln51_36_reg_1785),
    .empty_26(empty_72_reg_1565),
    .add_ln51_31(add_ln51_31_reg_1790),
    .empty_27(empty_71_reg_1560),
    .add_ln51_27(add_ln51_27_reg_1795),
    .empty_28(empty_70_reg_1555),
    .add_ln51_22(add_ln51_22_reg_1800),
    .empty_29(empty_69_reg_1550),
    .add_ln51_18(add_ln51_18_reg_1805),
    .empty_30(empty_68_reg_1545),
    .add_ln51_13(add_ln51_13_reg_1810),
    .add_ln51_9(add_ln51_9_reg_1815),
    .empty_31(empty_67_reg_1540),
    .add_ln51_4(add_ln51_4_reg_1820),
    .empty_32(empty_66_reg_1535),
    .in_fm_buf_address0(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_address0),
    .in_fm_buf_ce0(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_ce0),
    .in_fm_buf_we0(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_we0),
    .in_fm_buf_d0(grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_d0),
    .in_fm_buf_q0(in_fm_buf_q0),
    .add_ln39(add_ln39_reg_1595),
    .zext_ln27(height_offset_reg_1524),
    .empty(empty_reg_1530),
    .add_ln51(add_ln51_reg_1825)
);

tiled_conv_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U68(
    .din0(height_offset_fu_239_p0),
    .din1(height_offset_fu_239_p1),
    .dout(height_offset_fu_239_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_ready == 1'b1)) begin
            grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln39_reg_1595 <= add_ln39_fu_1195_p2;
        add_ln51_103_reg_1710 <= add_ln51_103_fu_1356_p2;
        add_ln51_108_reg_1705 <= add_ln51_108_fu_1349_p2;
        add_ln51_112_reg_1700 <= add_ln51_112_fu_1342_p2;
        add_ln51_117_reg_1695 <= add_ln51_117_fu_1335_p2;
        add_ln51_121_reg_1690 <= add_ln51_121_fu_1328_p2;
        add_ln51_126_reg_1685 <= add_ln51_126_fu_1321_p2;
        add_ln51_130_reg_1680 <= add_ln51_130_fu_1314_p2;
        add_ln51_135_reg_1675 <= add_ln51_135_fu_1307_p2;
        add_ln51_139_reg_1670 <= add_ln51_139_fu_1300_p2;
        add_ln51_13_reg_1810 <= add_ln51_13_fu_1496_p2;
        add_ln51_142_reg_1665 <= add_ln51_142_fu_1293_p2;
        add_ln51_145_reg_1660 <= add_ln51_145_fu_1286_p2;
        add_ln51_148_reg_1655 <= add_ln51_148_fu_1279_p2;
        add_ln51_151_reg_1650 <= add_ln51_151_fu_1272_p2;
        add_ln51_154_reg_1645 <= add_ln51_154_fu_1265_p2;
        add_ln51_157_reg_1640 <= add_ln51_157_fu_1258_p2;
        add_ln51_160_reg_1635 <= add_ln51_160_fu_1251_p2;
        add_ln51_163_reg_1630 <= add_ln51_163_fu_1244_p2;
        add_ln51_166_reg_1625 <= add_ln51_166_fu_1237_p2;
        add_ln51_169_reg_1620 <= add_ln51_169_fu_1230_p2;
        add_ln51_172_reg_1615 <= add_ln51_172_fu_1223_p2;
        add_ln51_175_reg_1610 <= add_ln51_175_fu_1216_p2;
        add_ln51_178_reg_1605 <= add_ln51_178_fu_1209_p2;
        add_ln51_181_reg_1600 <= add_ln51_181_fu_1202_p2;
        add_ln51_18_reg_1805 <= add_ln51_18_fu_1489_p2;
        add_ln51_22_reg_1800 <= add_ln51_22_fu_1482_p2;
        add_ln51_27_reg_1795 <= add_ln51_27_fu_1475_p2;
        add_ln51_31_reg_1790 <= add_ln51_31_fu_1468_p2;
        add_ln51_36_reg_1785 <= add_ln51_36_fu_1461_p2;
        add_ln51_40_reg_1780 <= add_ln51_40_fu_1454_p2;
        add_ln51_45_reg_1775 <= add_ln51_45_fu_1447_p2;
        add_ln51_49_reg_1770 <= add_ln51_49_fu_1440_p2;
        add_ln51_4_reg_1820 <= add_ln51_4_fu_1510_p2;
        add_ln51_54_reg_1765 <= add_ln51_54_fu_1433_p2;
        add_ln51_58_reg_1760 <= add_ln51_58_fu_1426_p2;
        add_ln51_63_reg_1755 <= add_ln51_63_fu_1419_p2;
        add_ln51_67_reg_1750 <= add_ln51_67_fu_1412_p2;
        add_ln51_72_reg_1745 <= add_ln51_72_fu_1405_p2;
        add_ln51_76_reg_1740 <= add_ln51_76_fu_1398_p2;
        add_ln51_81_reg_1735 <= add_ln51_81_fu_1391_p2;
        add_ln51_85_reg_1730 <= add_ln51_85_fu_1384_p2;
        add_ln51_90_reg_1725 <= add_ln51_90_fu_1377_p2;
        add_ln51_94_reg_1720 <= add_ln51_94_fu_1370_p2;
        add_ln51_99_reg_1715 <= add_ln51_99_fu_1363_p2;
        add_ln51_9_reg_1815 <= add_ln51_9_fu_1503_p2;
        add_ln51_reg_1825 <= add_ln51_fu_1517_p2;
        empty_66_reg_1535 <= empty_66_fu_559_p2;
        empty_67_reg_1540 <= empty_67_fu_566_p2;
        empty_68_reg_1545 <= empty_68_fu_573_p2;
        empty_69_reg_1550 <= empty_69_fu_580_p2;
        empty_70_reg_1555 <= empty_70_fu_587_p2;
        empty_71_reg_1560 <= empty_71_fu_594_p2;
        empty_72_reg_1565 <= empty_72_fu_601_p2;
        empty_73_reg_1570 <= empty_73_fu_608_p2;
        empty_74_reg_1575 <= empty_74_fu_615_p2;
        empty_75_reg_1580 <= empty_75_fu_622_p2;
        empty_76_reg_1585 <= empty_76_fu_629_p2;
        empty_77_reg_1590 <= empty_77_fu_636_p2;
        empty_reg_1530 <= empty_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        height_offset_reg_1524 <= height_offset_fu_239_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_fm_ARVALID = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARVALID;
    end else begin
        m_axi_fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_fm_RREADY = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_RREADY;
    end else begin
        m_axi_fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_1195_p2 = ($signed(zext_ln27_fu_245_p1) + $signed(11'd2045));

assign add_ln51_103_fu_1356_p2 = (zext_ln51_23_fu_915_p1 + in_fm);

assign add_ln51_108_fu_1349_p2 = (zext_ln51_22_fu_903_p1 + in_fm);

assign add_ln51_112_fu_1342_p2 = (zext_ln51_21_fu_891_p1 + in_fm);

assign add_ln51_117_fu_1335_p2 = (zext_ln51_20_fu_879_p1 + in_fm);

assign add_ln51_121_fu_1328_p2 = (zext_ln51_19_fu_867_p1 + in_fm);

assign add_ln51_126_fu_1321_p2 = (zext_ln51_18_fu_855_p1 + in_fm);

assign add_ln51_130_fu_1314_p2 = (zext_ln51_17_fu_843_p1 + in_fm);

assign add_ln51_135_fu_1307_p2 = (zext_ln51_16_fu_831_p1 + in_fm);

assign add_ln51_139_fu_1300_p2 = (zext_ln51_15_fu_819_p1 + in_fm);

assign add_ln51_13_fu_1496_p2 = (zext_ln51_43_fu_1155_p1 + in_fm);

assign add_ln51_142_fu_1293_p2 = (zext_ln51_14_fu_807_p1 + in_fm);

assign add_ln51_145_fu_1286_p2 = (zext_ln51_13_fu_795_p1 + in_fm);

assign add_ln51_148_fu_1279_p2 = (zext_ln51_12_fu_783_p1 + in_fm);

assign add_ln51_151_fu_1272_p2 = (zext_ln51_11_fu_771_p1 + in_fm);

assign add_ln51_154_fu_1265_p2 = (zext_ln51_10_fu_759_p1 + in_fm);

assign add_ln51_157_fu_1258_p2 = (zext_ln51_9_fu_747_p1 + in_fm);

assign add_ln51_160_fu_1251_p2 = (zext_ln51_8_fu_735_p1 + in_fm);

assign add_ln51_163_fu_1244_p2 = (zext_ln51_7_fu_723_p1 + in_fm);

assign add_ln51_166_fu_1237_p2 = (zext_ln51_6_fu_711_p1 + in_fm);

assign add_ln51_169_fu_1230_p2 = (zext_ln51_5_fu_699_p1 + in_fm);

assign add_ln51_172_fu_1223_p2 = (zext_ln51_4_fu_687_p1 + in_fm);

assign add_ln51_175_fu_1216_p2 = (zext_ln51_3_fu_675_p1 + in_fm);

assign add_ln51_178_fu_1209_p2 = (zext_ln51_2_fu_663_p1 + in_fm);

assign add_ln51_181_fu_1202_p2 = (zext_ln51_fu_651_p1 + in_fm);

assign add_ln51_18_fu_1489_p2 = (zext_ln51_42_fu_1143_p1 + in_fm);

assign add_ln51_22_fu_1482_p2 = (zext_ln51_41_fu_1131_p1 + in_fm);

assign add_ln51_27_fu_1475_p2 = (zext_ln51_40_fu_1119_p1 + in_fm);

assign add_ln51_31_fu_1468_p2 = (zext_ln51_39_fu_1107_p1 + in_fm);

assign add_ln51_36_fu_1461_p2 = (zext_ln51_38_fu_1095_p1 + in_fm);

assign add_ln51_40_fu_1454_p2 = (zext_ln51_37_fu_1083_p1 + in_fm);

assign add_ln51_45_fu_1447_p2 = (zext_ln51_36_fu_1071_p1 + in_fm);

assign add_ln51_49_fu_1440_p2 = (zext_ln51_35_fu_1059_p1 + in_fm);

assign add_ln51_4_fu_1510_p2 = ($signed(sext_ln51_47_fu_1179_p1) + $signed(in_fm));

assign add_ln51_54_fu_1433_p2 = (zext_ln51_34_fu_1047_p1 + in_fm);

assign add_ln51_58_fu_1426_p2 = (zext_ln51_33_fu_1035_p1 + in_fm);

assign add_ln51_63_fu_1419_p2 = (zext_ln51_32_fu_1023_p1 + in_fm);

assign add_ln51_67_fu_1412_p2 = (zext_ln51_31_fu_1011_p1 + in_fm);

assign add_ln51_72_fu_1405_p2 = (zext_ln51_30_fu_999_p1 + in_fm);

assign add_ln51_76_fu_1398_p2 = (zext_ln51_29_fu_987_p1 + in_fm);

assign add_ln51_81_fu_1391_p2 = (zext_ln51_28_fu_975_p1 + in_fm);

assign add_ln51_85_fu_1384_p2 = (zext_ln51_27_fu_963_p1 + in_fm);

assign add_ln51_90_fu_1377_p2 = (zext_ln51_26_fu_951_p1 + in_fm);

assign add_ln51_94_fu_1370_p2 = (zext_ln51_25_fu_939_p1 + in_fm);

assign add_ln51_99_fu_1363_p2 = (zext_ln51_24_fu_927_p1 + in_fm);

assign add_ln51_9_fu_1503_p2 = ($signed(sext_ln51_46_fu_1167_p1) + $signed(in_fm));

assign add_ln51_fu_1517_p2 = ($signed(sext_ln34_fu_1191_p1) + $signed(in_fm));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign empty_66_fu_559_p2 = ((input_x_1_fu_288_p2 > 12'd1279) ? 1'b1 : 1'b0);

assign empty_67_fu_566_p2 = ((input_x_2_fu_294_p2 > 12'd1279) ? 1'b1 : 1'b0);

assign empty_68_fu_573_p2 = ((input_x_4_fu_300_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_69_fu_580_p2 = ((input_x_5_fu_306_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_70_fu_587_p2 = ((input_x_6_fu_312_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_71_fu_594_p2 = ((input_x_7_fu_318_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_72_fu_601_p2 = ((input_x_8_fu_324_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_73_fu_608_p2 = ((input_x_9_fu_330_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_74_fu_615_p2 = ((input_x_10_fu_336_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_75_fu_622_p2 = ((input_x_43_fu_534_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_76_fu_629_p2 = ((input_x_44_fu_540_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_77_fu_636_p2 = ((input_x_45_fu_546_p2 > 11'd1279) ? 1'b1 : 1'b0);

assign empty_fu_552_p2 = ((input_x_fu_282_p2 > 12'd1279) ? 1'b1 : 1'b0);

assign grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_ap_start_reg;

assign height_offset_fu_239_p0 = height_offset_fu_239_p00;

assign height_offset_fu_239_p00 = ti;

assign height_offset_fu_239_p1 = 10'd46;

assign in_fm_buf_address0 = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_address0;

assign in_fm_buf_ce0 = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_ce0;

assign in_fm_buf_d0 = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_d0;

assign in_fm_buf_we0 = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_in_fm_buf_we0;

assign input_x_10_fu_336_p2 = (width_offset_fu_272_p2 | 11'd7);

assign input_x_11_fu_342_p2 = (width_offset_fu_272_p2 + 11'd8);

assign input_x_12_fu_348_p2 = (width_offset_fu_272_p2 + 11'd9);

assign input_x_13_fu_354_p2 = (width_offset_fu_272_p2 + 11'd10);

assign input_x_14_fu_360_p2 = (width_offset_fu_272_p2 + 11'd11);

assign input_x_15_fu_366_p2 = (width_offset_fu_272_p2 + 11'd12);

assign input_x_16_fu_372_p2 = (width_offset_fu_272_p2 + 11'd13);

assign input_x_17_fu_378_p2 = (width_offset_fu_272_p2 + 11'd14);

assign input_x_18_fu_384_p2 = (width_offset_fu_272_p2 + 11'd15);

assign input_x_19_fu_390_p2 = (width_offset_fu_272_p2 + 11'd16);

assign input_x_1_fu_288_p2 = ($signed(zext_ln28_2_fu_278_p1) + $signed(12'd4094));

assign input_x_20_fu_396_p2 = (width_offset_fu_272_p2 + 11'd17);

assign input_x_21_fu_402_p2 = (width_offset_fu_272_p2 + 11'd18);

assign input_x_22_fu_408_p2 = (width_offset_fu_272_p2 + 11'd19);

assign input_x_23_fu_414_p2 = (width_offset_fu_272_p2 + 11'd20);

assign input_x_24_fu_420_p2 = (width_offset_fu_272_p2 + 11'd21);

assign input_x_25_fu_426_p2 = (width_offset_fu_272_p2 + 11'd22);

assign input_x_26_fu_432_p2 = (width_offset_fu_272_p2 + 11'd23);

assign input_x_27_fu_438_p2 = (width_offset_fu_272_p2 + 11'd24);

assign input_x_28_fu_444_p2 = (width_offset_fu_272_p2 + 11'd25);

assign input_x_29_fu_450_p2 = (width_offset_fu_272_p2 + 11'd26);

assign input_x_2_fu_294_p2 = ($signed(zext_ln28_2_fu_278_p1) + $signed(12'd4095));

assign input_x_30_fu_456_p2 = (width_offset_fu_272_p2 + 11'd27);

assign input_x_31_fu_462_p2 = (width_offset_fu_272_p2 + 11'd28);

assign input_x_32_fu_468_p2 = (width_offset_fu_272_p2 + 11'd29);

assign input_x_33_fu_474_p2 = (width_offset_fu_272_p2 + 11'd30);

assign input_x_34_fu_480_p2 = (width_offset_fu_272_p2 + 11'd31);

assign input_x_35_fu_486_p2 = (width_offset_fu_272_p2 + 11'd32);

assign input_x_36_fu_492_p2 = (width_offset_fu_272_p2 + 11'd33);

assign input_x_37_fu_498_p2 = (width_offset_fu_272_p2 + 11'd34);

assign input_x_38_fu_504_p2 = (width_offset_fu_272_p2 + 11'd35);

assign input_x_39_fu_510_p2 = (width_offset_fu_272_p2 + 11'd36);

assign input_x_40_fu_516_p2 = (width_offset_fu_272_p2 + 11'd37);

assign input_x_41_fu_522_p2 = (width_offset_fu_272_p2 + 11'd38);

assign input_x_42_fu_528_p2 = (width_offset_fu_272_p2 + 11'd39);

assign input_x_43_fu_534_p2 = (width_offset_fu_272_p2 + 11'd40);

assign input_x_44_fu_540_p2 = (width_offset_fu_272_p2 + 11'd41);

assign input_x_45_fu_546_p2 = (width_offset_fu_272_p2 + 11'd42);

assign input_x_4_fu_300_p2 = (width_offset_fu_272_p2 | 11'd1);

assign input_x_5_fu_306_p2 = (width_offset_fu_272_p2 | 11'd2);

assign input_x_6_fu_312_p2 = (width_offset_fu_272_p2 | 11'd3);

assign input_x_7_fu_318_p2 = (width_offset_fu_272_p2 | 11'd4);

assign input_x_8_fu_324_p2 = (width_offset_fu_272_p2 | 11'd5);

assign input_x_9_fu_330_p2 = (width_offset_fu_272_p2 | 11'd6);

assign input_x_fu_282_p2 = ($signed(zext_ln28_2_fu_278_p1) + $signed(12'd4093));

assign m_axi_fm_ARADDR = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARADDR;

assign m_axi_fm_ARBURST = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARBURST;

assign m_axi_fm_ARCACHE = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARCACHE;

assign m_axi_fm_ARID = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARID;

assign m_axi_fm_ARLEN = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLEN;

assign m_axi_fm_ARLOCK = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARLOCK;

assign m_axi_fm_ARPROT = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARPROT;

assign m_axi_fm_ARQOS = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARQOS;

assign m_axi_fm_ARREGION = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARREGION;

assign m_axi_fm_ARSIZE = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARSIZE;

assign m_axi_fm_ARUSER = grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_166_m_axi_fm_ARUSER;

assign m_axi_fm_AWADDR = 64'd0;

assign m_axi_fm_AWBURST = 2'd0;

assign m_axi_fm_AWCACHE = 4'd0;

assign m_axi_fm_AWID = 1'd0;

assign m_axi_fm_AWLEN = 32'd0;

assign m_axi_fm_AWLOCK = 2'd0;

assign m_axi_fm_AWPROT = 3'd0;

assign m_axi_fm_AWQOS = 4'd0;

assign m_axi_fm_AWREGION = 4'd0;

assign m_axi_fm_AWSIZE = 3'd0;

assign m_axi_fm_AWUSER = 1'd0;

assign m_axi_fm_AWVALID = 1'b0;

assign m_axi_fm_BREADY = 1'b0;

assign m_axi_fm_WDATA = 16'd0;

assign m_axi_fm_WID = 1'd0;

assign m_axi_fm_WLAST = 1'b0;

assign m_axi_fm_WSTRB = 2'd0;

assign m_axi_fm_WUSER = 1'd0;

assign m_axi_fm_WVALID = 1'b0;

assign sext_ln34_fu_1191_p1 = $signed(shl_ln51_44_fu_1183_p3);

assign sext_ln51_46_fu_1167_p1 = $signed(shl_ln51_42_fu_1159_p3);

assign sext_ln51_47_fu_1179_p1 = $signed(shl_ln51_43_fu_1171_p3);

assign shl_ln28_1_fu_260_p3 = {{tj}, {3'd0}};

assign shl_ln4_fu_643_p3 = {{input_x_45_fu_546_p2}, {1'd0}};

assign shl_ln51_10_fu_775_p3 = {{input_x_34_fu_480_p2}, {1'd0}};

assign shl_ln51_11_fu_787_p3 = {{input_x_33_fu_474_p2}, {1'd0}};

assign shl_ln51_12_fu_799_p3 = {{input_x_32_fu_468_p2}, {1'd0}};

assign shl_ln51_13_fu_811_p3 = {{input_x_31_fu_462_p2}, {1'd0}};

assign shl_ln51_14_fu_823_p3 = {{input_x_30_fu_456_p2}, {1'd0}};

assign shl_ln51_15_fu_835_p3 = {{input_x_29_fu_450_p2}, {1'd0}};

assign shl_ln51_16_fu_847_p3 = {{input_x_28_fu_444_p2}, {1'd0}};

assign shl_ln51_17_fu_859_p3 = {{input_x_27_fu_438_p2}, {1'd0}};

assign shl_ln51_18_fu_871_p3 = {{input_x_26_fu_432_p2}, {1'd0}};

assign shl_ln51_19_fu_883_p3 = {{input_x_25_fu_426_p2}, {1'd0}};

assign shl_ln51_1_fu_655_p3 = {{input_x_44_fu_540_p2}, {1'd0}};

assign shl_ln51_20_fu_895_p3 = {{input_x_24_fu_420_p2}, {1'd0}};

assign shl_ln51_21_fu_907_p3 = {{input_x_23_fu_414_p2}, {1'd0}};

assign shl_ln51_22_fu_919_p3 = {{input_x_22_fu_408_p2}, {1'd0}};

assign shl_ln51_23_fu_931_p3 = {{input_x_21_fu_402_p2}, {1'd0}};

assign shl_ln51_24_fu_943_p3 = {{input_x_20_fu_396_p2}, {1'd0}};

assign shl_ln51_25_fu_955_p3 = {{input_x_19_fu_390_p2}, {1'd0}};

assign shl_ln51_26_fu_967_p3 = {{input_x_18_fu_384_p2}, {1'd0}};

assign shl_ln51_27_fu_979_p3 = {{input_x_17_fu_378_p2}, {1'd0}};

assign shl_ln51_28_fu_991_p3 = {{input_x_16_fu_372_p2}, {1'd0}};

assign shl_ln51_29_fu_1003_p3 = {{input_x_15_fu_366_p2}, {1'd0}};

assign shl_ln51_2_fu_667_p3 = {{input_x_43_fu_534_p2}, {1'd0}};

assign shl_ln51_30_fu_1015_p3 = {{input_x_14_fu_360_p2}, {1'd0}};

assign shl_ln51_31_fu_1027_p3 = {{input_x_13_fu_354_p2}, {1'd0}};

assign shl_ln51_32_fu_1039_p3 = {{input_x_12_fu_348_p2}, {1'd0}};

assign shl_ln51_33_fu_1051_p3 = {{input_x_11_fu_342_p2}, {1'd0}};

assign shl_ln51_34_fu_1063_p3 = {{input_x_10_fu_336_p2}, {1'd0}};

assign shl_ln51_35_fu_1075_p3 = {{input_x_9_fu_330_p2}, {1'd0}};

assign shl_ln51_36_fu_1087_p3 = {{input_x_8_fu_324_p2}, {1'd0}};

assign shl_ln51_37_fu_1099_p3 = {{input_x_7_fu_318_p2}, {1'd0}};

assign shl_ln51_38_fu_1111_p3 = {{input_x_6_fu_312_p2}, {1'd0}};

assign shl_ln51_39_fu_1123_p3 = {{input_x_5_fu_306_p2}, {1'd0}};

assign shl_ln51_3_fu_679_p3 = {{input_x_42_fu_528_p2}, {1'd0}};

assign shl_ln51_40_fu_1135_p3 = {{input_x_4_fu_300_p2}, {1'd0}};

assign shl_ln51_41_fu_1147_p3 = {{width_offset_fu_272_p2}, {1'd0}};

assign shl_ln51_42_fu_1159_p3 = {{input_x_2_fu_294_p2}, {1'd0}};

assign shl_ln51_43_fu_1171_p3 = {{input_x_1_fu_288_p2}, {1'd0}};

assign shl_ln51_44_fu_1183_p3 = {{input_x_fu_282_p2}, {1'd0}};

assign shl_ln51_4_fu_691_p3 = {{input_x_41_fu_522_p2}, {1'd0}};

assign shl_ln51_5_fu_703_p3 = {{input_x_40_fu_516_p2}, {1'd0}};

assign shl_ln51_6_fu_715_p3 = {{input_x_39_fu_510_p2}, {1'd0}};

assign shl_ln51_7_fu_727_p3 = {{input_x_38_fu_504_p2}, {1'd0}};

assign shl_ln51_8_fu_739_p3 = {{input_x_37_fu_498_p2}, {1'd0}};

assign shl_ln51_9_fu_751_p3 = {{input_x_36_fu_492_p2}, {1'd0}};

assign shl_ln51_s_fu_763_p3 = {{input_x_35_fu_486_p2}, {1'd0}};

assign shl_ln_fu_248_p3 = {{tj}, {5'd0}};

assign width_offset_fu_272_p2 = (zext_ln28_fu_256_p1 + zext_ln28_1_fu_268_p1);

assign zext_ln27_fu_245_p1 = height_offset_reg_1524;

assign zext_ln28_1_fu_268_p1 = shl_ln28_1_fu_260_p3;

assign zext_ln28_2_fu_278_p1 = width_offset_fu_272_p2;

assign zext_ln28_fu_256_p1 = shl_ln_fu_248_p3;

assign zext_ln51_10_fu_759_p1 = shl_ln51_9_fu_751_p3;

assign zext_ln51_11_fu_771_p1 = shl_ln51_s_fu_763_p3;

assign zext_ln51_12_fu_783_p1 = shl_ln51_10_fu_775_p3;

assign zext_ln51_13_fu_795_p1 = shl_ln51_11_fu_787_p3;

assign zext_ln51_14_fu_807_p1 = shl_ln51_12_fu_799_p3;

assign zext_ln51_15_fu_819_p1 = shl_ln51_13_fu_811_p3;

assign zext_ln51_16_fu_831_p1 = shl_ln51_14_fu_823_p3;

assign zext_ln51_17_fu_843_p1 = shl_ln51_15_fu_835_p3;

assign zext_ln51_18_fu_855_p1 = shl_ln51_16_fu_847_p3;

assign zext_ln51_19_fu_867_p1 = shl_ln51_17_fu_859_p3;

assign zext_ln51_20_fu_879_p1 = shl_ln51_18_fu_871_p3;

assign zext_ln51_21_fu_891_p1 = shl_ln51_19_fu_883_p3;

assign zext_ln51_22_fu_903_p1 = shl_ln51_20_fu_895_p3;

assign zext_ln51_23_fu_915_p1 = shl_ln51_21_fu_907_p3;

assign zext_ln51_24_fu_927_p1 = shl_ln51_22_fu_919_p3;

assign zext_ln51_25_fu_939_p1 = shl_ln51_23_fu_931_p3;

assign zext_ln51_26_fu_951_p1 = shl_ln51_24_fu_943_p3;

assign zext_ln51_27_fu_963_p1 = shl_ln51_25_fu_955_p3;

assign zext_ln51_28_fu_975_p1 = shl_ln51_26_fu_967_p3;

assign zext_ln51_29_fu_987_p1 = shl_ln51_27_fu_979_p3;

assign zext_ln51_2_fu_663_p1 = shl_ln51_1_fu_655_p3;

assign zext_ln51_30_fu_999_p1 = shl_ln51_28_fu_991_p3;

assign zext_ln51_31_fu_1011_p1 = shl_ln51_29_fu_1003_p3;

assign zext_ln51_32_fu_1023_p1 = shl_ln51_30_fu_1015_p3;

assign zext_ln51_33_fu_1035_p1 = shl_ln51_31_fu_1027_p3;

assign zext_ln51_34_fu_1047_p1 = shl_ln51_32_fu_1039_p3;

assign zext_ln51_35_fu_1059_p1 = shl_ln51_33_fu_1051_p3;

assign zext_ln51_36_fu_1071_p1 = shl_ln51_34_fu_1063_p3;

assign zext_ln51_37_fu_1083_p1 = shl_ln51_35_fu_1075_p3;

assign zext_ln51_38_fu_1095_p1 = shl_ln51_36_fu_1087_p3;

assign zext_ln51_39_fu_1107_p1 = shl_ln51_37_fu_1099_p3;

assign zext_ln51_3_fu_675_p1 = shl_ln51_2_fu_667_p3;

assign zext_ln51_40_fu_1119_p1 = shl_ln51_38_fu_1111_p3;

assign zext_ln51_41_fu_1131_p1 = shl_ln51_39_fu_1123_p3;

assign zext_ln51_42_fu_1143_p1 = shl_ln51_40_fu_1135_p3;

assign zext_ln51_43_fu_1155_p1 = shl_ln51_41_fu_1147_p3;

assign zext_ln51_4_fu_687_p1 = shl_ln51_3_fu_679_p3;

assign zext_ln51_5_fu_699_p1 = shl_ln51_4_fu_691_p3;

assign zext_ln51_6_fu_711_p1 = shl_ln51_5_fu_703_p3;

assign zext_ln51_7_fu_723_p1 = shl_ln51_6_fu_715_p3;

assign zext_ln51_8_fu_735_p1 = shl_ln51_7_fu_727_p3;

assign zext_ln51_9_fu_747_p1 = shl_ln51_8_fu_739_p3;

assign zext_ln51_fu_651_p1 = shl_ln4_fu_643_p3;

endmodule //tiled_conv_load_input_tile_block_from_DRAM
