$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module sensor_interface_testbench $end
  $scope module SENSOR_INTERFACE_INSTANCE $end
   $scope module unnamedblk2 $end
    $var wire 32 # cycle [31:0] $end
   $upscope $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 $ i [31:0] $end
  $upscope $end
  $scope module unnamedblk2 $end
   $var wire 32 % i [31:0] $end
   $scope module unnamedblk3 $end
    $var real 64 & humidity $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000011 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
r0 &
#1
b00000000000000000000000000000101 $
b00000000000000000000000000001010 %
r82.5 &
#11
