#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 14 17:00:07 2021
# Process ID: 1440121
# Current directory: /home/user/Desktop/finalproject/finalproject.runs/impl_1
# Command line: vivado -log finalproject_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source finalproject_design_wrapper.tcl -notrace
# Log file: /home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper.vdi
# Journal file: /home/user/Desktop/finalproject/finalproject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source finalproject_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top finalproject_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/finalproject_design_PmodBT2_0_0.dcp' for cell 'finalproject_design_i/PmodBT2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/finalproject_design_PmodGPS_0_0.dcp' for cell 'finalproject_design_i/PmodGPS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/finalproject_design_PmodHYGRO_0_0.dcp' for cell 'finalproject_design_i/PmodHYGRO_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/finalproject_design_PmodOLED_0_0.dcp' for cell 'finalproject_design_i/PmodOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_processing_system7_0_0_1/finalproject_design_processing_system7_0_0.dcp' for cell 'finalproject_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_rst_ps7_0_50M_0_1/finalproject_design_rst_ps7_0_50M_0.dcp' for cell 'finalproject_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_xbar_0_1/finalproject_design_xbar_0.dcp' for cell 'finalproject_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_auto_pc_0_1/finalproject_design_auto_pc_0.dcp' for cell 'finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 4311 ; free virtual = 20175
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_uart16550_0_0/PmodBT2_axi_uart16550_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_uart16550_0_0/PmodBT2_axi_uart16550_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/finalproject_design_PmodGPS_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/finalproject_design_PmodGPS_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_uart16550_0_0/PmodGPS_axi_uart16550_0_0.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_uart16550_0_0/PmodGPS_axi_uart16550_0_0.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_uart16550_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_uart16550_0_0/PmodGPS_axi_uart16550_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_uart16550_0_0/PmodGPS_axi_uart16550_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_uart16550_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_pmod_bridge_0_0/PmodGPS_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodGPS_0_0/src/PmodGPS_pmod_bridge_0_0/PmodGPS_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodGPS_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/finalproject_design_PmodHYGRO_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/finalproject_design_PmodHYGRO_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodHYGRO_0_0/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodHYGRO_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/finalproject_design_PmodBT2_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/finalproject_design_PmodBT2_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_uart16550_0_0/PmodBT2_axi_uart16550_0_0.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_uart16550_0_0/PmodBT2_axi_uart16550_0_0.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_processing_system7_0_0_1/finalproject_design_processing_system7_0_0.xdc] for cell 'finalproject_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_processing_system7_0_0_1/finalproject_design_processing_system7_0_0.xdc] for cell 'finalproject_design_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_gpio_0_0/PmodBT2_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_gpio_0_0/PmodBT2_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_gpio_0_0/PmodBT2_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_axi_gpio_0_0/PmodBT2_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_pmod_bridge_0_0/PmodBT2_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodBT2_0_0_1/src/PmodBT2_pmod_bridge_0_0/PmodBT2_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodBT2_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_rst_ps7_0_50M_0_1/finalproject_design_rst_ps7_0_50M_0.xdc] for cell 'finalproject_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_rst_ps7_0_50M_0_1/finalproject_design_rst_ps7_0_50M_0.xdc] for cell 'finalproject_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_rst_ps7_0_50M_0_1/finalproject_design_rst_ps7_0_50M_0_board.xdc] for cell 'finalproject_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_rst_ps7_0_50M_0_1/finalproject_design_rst_ps7_0_50M_0_board.xdc] for cell 'finalproject_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/finalproject_design_PmodOLED_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/finalproject_design_PmodOLED_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.srcs/constrs_1/imports/EmbeddedSystems2/Z7_7010_7020.xdc]
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.srcs/constrs_1/imports/EmbeddedSystems2/Z7_7010_7020.xdc]
Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:50]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:51]
Finished Parsing XDC File [/home/user/Desktop/finalproject/finalproject.gen/sources_1/bd/finalproject_design/ip/finalproject_design_PmodOLED_0_0_1/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/software/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.859 ; gain = 0.000 ; free physical = 3821 ; free virtual = 19685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2851.859 ; gain = 330.945 ; free physical = 3821 ; free virtual = 19685
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2851.859 ; gain = 0.000 ; free physical = 3808 ; free virtual = 19672

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b879eefe

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2851.859 ; gain = 0.000 ; free physical = 3809 ; free virtual = 19673

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19ed6a5f2

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2230d75d7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 233bc977b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 220 cells
INFO: [Opt 31-1021] In phase Sweep, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 233bc977b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 233bc977b

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 204e714fb

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              99  |             161  |                                              8  |
|  Constant propagation         |              22  |              50  |                                              1  |
|  Sweep                        |               0  |             220  |                                              5  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501
Ending Logic Optimization Task | Checksum: 1a08c0294

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3638 ; free virtual = 19501

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a08c0294

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3637 ; free virtual = 19501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a08c0294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3637 ; free virtual = 19501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3637 ; free virtual = 19501
Ending Netlist Obfuscation Task | Checksum: 1a08c0294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.801 ; gain = 0.000 ; free physical = 3637 ; free virtual = 19501
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.617 ; gain = 0.000 ; free physical = 3626 ; free virtual = 19489
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file finalproject_design_wrapper_drc_opted.rpt -pb finalproject_design_wrapper_drc_opted.pb -rpx finalproject_design_wrapper_drc_opted.rpx
Command: report_drc -file finalproject_design_wrapper_drc_opted.rpt -pb finalproject_design_wrapper_drc_opted.pb -rpx finalproject_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3554 ; free virtual = 19417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17a29bc44

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3554 ; free virtual = 19417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3554 ; free virtual = 19417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 52dda07a

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3584 ; free virtual = 19449

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a09c3ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3590 ; free virtual = 19456

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a09c3ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3590 ; free virtual = 19456
Phase 1 Placer Initialization | Checksum: 16a09c3ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3592 ; free virtual = 19458

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b21707dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3582 ; free virtual = 19449

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 228492665

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3584 ; free virtual = 19451

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 228492665

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3584 ; free virtual = 19451

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 178 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 81 nets or LUTs. Breaked 0 LUT, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3569 ; free virtual = 19438

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11d14c8dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3569 ; free virtual = 19438
Phase 2.4 Global Placement Core | Checksum: 16bf6b606

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3568 ; free virtual = 19438
Phase 2 Global Placement | Checksum: 16bf6b606

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3568 ; free virtual = 19438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146b86ec5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3568 ; free virtual = 19438

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17580b6e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3567 ; free virtual = 19438

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fcdbf1f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3567 ; free virtual = 19438

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f94e5acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3567 ; free virtual = 19438

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f91413af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3562 ; free virtual = 19434

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d99e7587

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3562 ; free virtual = 19434

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1049ad7a7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3562 ; free virtual = 19434
Phase 3 Detail Placement | Checksum: 1049ad7a7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3562 ; free virtual = 19434

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 90781495

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.820 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 78cd340e

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 86a0b77e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
Phase 4.1.1.1 BUFG Insertion | Checksum: 90781495

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3559 ; free virtual = 19431

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.820. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c022a846

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3559 ; free virtual = 19431

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3559 ; free virtual = 19431
Phase 4.1 Post Commit Optimization | Checksum: c022a846

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3559 ; free virtual = 19431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c022a846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c022a846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
Phase 4.3 Placer Reporting | Checksum: c022a846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e6575b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
Ending Placer Task | Checksum: be813e9b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3560 ; free virtual = 19432
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3566 ; free virtual = 19438
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3545 ; free virtual = 19417
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file finalproject_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3537 ; free virtual = 19410
INFO: [runtcl-4] Executing : report_utilization -file finalproject_design_wrapper_utilization_placed.rpt -pb finalproject_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file finalproject_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3546 ; free virtual = 19418
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3495 ; free virtual = 19367
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3e0d26d7 ConstDB: 0 ShapeSum: 807417c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 75c8537e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3444 ; free virtual = 19318
Post Restoration Checksum: NetGraph: 2040ebe8 NumContArr: 55876796 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 75c8537e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3445 ; free virtual = 19319

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 75c8537e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3413 ; free virtual = 19287

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 75c8537e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3413 ; free virtual = 19287
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cc201e8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3403 ; free virtual = 19278
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.881 | TNS=0.000  | WHS=-0.188 | THS=-74.442|

Phase 2 Router Initialization | Checksum: 22701dfae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3402 ; free virtual = 19278

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4442
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4442
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22701dfae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3402 ; free virtual = 19277
Phase 3 Initial Routing | Checksum: 1cd6c51c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3402 ; free virtual = 19278

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1da09606b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15e9d6f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277
Phase 4 Rip-up And Reroute | Checksum: 15e9d6f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15e9d6f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15e9d6f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277
Phase 5 Delay and Skew Optimization | Checksum: 15e9d6f35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22182bb10

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.000 | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8e3b283

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277
Phase 6 Post Hold Fix | Checksum: 1c8e3b283

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.57404 %
  Global Horizontal Routing Utilization  = 2.3125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17eafe250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3400 ; free virtual = 19277

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17eafe250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3398 ; free virtual = 19275

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 195049f6a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3398 ; free virtual = 19275

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.000 | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 195049f6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3398 ; free virtual = 19275
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3431 ; free virtual = 19308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3431 ; free virtual = 19308
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3115.777 ; gain = 0.000 ; free physical = 3408 ; free virtual = 19284
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file finalproject_design_wrapper_drc_routed.rpt -pb finalproject_design_wrapper_drc_routed.pb -rpx finalproject_design_wrapper_drc_routed.rpx
Command: report_drc -file finalproject_design_wrapper_drc_routed.rpt -pb finalproject_design_wrapper_drc_routed.pb -rpx finalproject_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file finalproject_design_wrapper_methodology_drc_routed.rpt -pb finalproject_design_wrapper_methodology_drc_routed.pb -rpx finalproject_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file finalproject_design_wrapper_methodology_drc_routed.rpt -pb finalproject_design_wrapper_methodology_drc_routed.pb -rpx finalproject_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Desktop/finalproject/finalproject.runs/impl_1/finalproject_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file finalproject_design_wrapper_power_routed.rpt -pb finalproject_design_wrapper_power_summary_routed.pb -rpx finalproject_design_wrapper_power_routed.rpx
Command: report_power -file finalproject_design_wrapper_power_routed.rpt -pb finalproject_design_wrapper_power_summary_routed.pb -rpx finalproject_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file finalproject_design_wrapper_route_status.rpt -pb finalproject_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file finalproject_design_wrapper_timing_summary_routed.rpt -pb finalproject_design_wrapper_timing_summary_routed.pb -rpx finalproject_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file finalproject_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file finalproject_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finalproject_design_wrapper_bus_skew_routed.rpt -pb finalproject_design_wrapper_bus_skew_routed.pb -rpx finalproject_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force finalproject_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bt2_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bt2_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bt2_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bt2_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer bt2_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gps_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gps_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gps_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gps_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gps_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hygro_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer oled_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer oled_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./finalproject_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/user/Desktop/finalproject/finalproject.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 14 17:01:09 2021. For additional details about this file, please refer to the WebTalk help file at /home/software/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3442.875 ; gain = 210.297 ; free physical = 3360 ; free virtual = 19244
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 17:01:09 2021...
