---
layout: default
title: ğŸ”½ Capacitor Formation for RF Devices (FeVar / FeFET / BAW) â€” æŠœç²‹ç‰ˆ
---

---

# ğŸ”½ Capacitor Formation for RF Devices â€” æŠœç²‹ç‰ˆ  
*Capacitor Formation for RF Devices (FeVar / FeFET / BAW/FBAR) â€” Extracted Version*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ“˜ æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã®ä½ç½®ã¥ã‘ / *Scope of This Document*

æœ¬è³‡æ–™ã¯ã€**0.18Âµm FeRAM Process Flowï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«, å®Œå…¨ç‰ˆï¼‰**ã‚’å¤§å…ƒã¨ã—ã€  
ãã“ã‹ã‚‰ **RFå‘ã‘ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ï¼ˆFeVar / FeFET / BAW/FBARï¼‰**ã«é–¢ã‚ã‚‹éƒ¨åˆ†ã®ã¿ã‚’æŠœç²‹ãƒ»æ´¾ç”Ÿè§£èª¬ã—ãŸã‚‚ã®ã§ã™ã€‚  

*This document originates from the **0.18Âµm FeRAM Process Flow (educational, full version)**,  
and extracts only the capacitor formation steps relevant to RF devices (FeVar / FeFET / BAW/FBAR).*

ğŸ‘‰ **å¤§å…ƒã®ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã“ã¡ã‚‰ â†’ [0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table.md)**

---

## ğŸ”½ FeVar / Ferroelectric Varactor  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **TiN-BOT** | TiNä¸‹éƒ¨é›»æ¥µå½¢æˆã€‚CMOS BEOLäº’æ›ã€‚<br>*Bottom electrode with TiN, CMOS-compatible.* |
| **HZO-DP/ANL** | HfZrOâ‚‚å †ç©ï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ«ã€‚ä¸æ®ç™ºã‚­ãƒ£ãƒ‘ã‚·ã‚¿ç‰¹æ€§ã‚’ä»˜ä¸ã€‚<br>*HfZrOâ‚‚ deposition + anneal; enables nonvolatile capacitance.* |
| **TiN-TOP** | ä¸Šéƒ¨é›»æ¥µTiNå½¢æˆã€‚å†æ§‹æˆå¯èƒ½ãƒãƒ©ã‚¯ã‚¿ã‚»ãƒ«å®Œæˆã€‚<br>*Top TiN electrode; completes reconfigurable varactor cell.* |

---

## ğŸ”½ FeFET-Switch Integration  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **Gate-Stack HZO** | CMOSã‚²ãƒ¼ãƒˆã«å±€æ‰€HZOå±¤ã‚’å°å…¥ã€‚<br>*Introduce local HZO stack in gate region.* |
| **Pattern & Etch** | FeFETã‚¹ã‚¤ãƒƒãƒé ˜åŸŸã®ã¿é¸æŠå½¢æˆã€‚<br>*Patterned only in switch region.* |
| **Integration** | é€šå¸¸FETé…ç·šã¨æ¥ç¶šã—ã€RFã‚¹ã‚¤ãƒƒãƒæ©Ÿèƒ½ã‚’å®Ÿç¾ã€‚<br>*Integrated with CMOS FET routing for RF switch.* |

---

## ğŸ”½ BAW/FBAR (Educational Version)  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **Bottom Electrode** | Ptã¾ãŸã¯Moä¸‹éƒ¨é›»æ¥µå½¢æˆã€‚<br>*Bottom electrode with Pt or Mo.* |
| **Piezo Layer** | PZTã¾ãŸã¯AlN/HfOâ‚‚è–„è†œå †ç©ã€‚<br>*Deposition of PZT or AlN/HfOâ‚‚ thin film.* |
| **Top Electrode** | ä¸Šéƒ¨é›»æ¥µå½¢æˆã€‚<br>*Top electrode formation.* |
| **Resonator Pattern** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼‹ã‚¨ãƒƒãƒãƒ³ã‚°ã§å…±æŒ¯å™¨å®šç¾©ã€‚<br>*Lithography + etching to define resonator.* |

---

## ğŸ“ è£œè¶³ / *Notes*  

- FeVar/FeFETã¯ **CMOS BEOLäº’æ›ææ–™ï¼ˆTiN/HZO/TiNï¼‰**ã‚’æ¡ç”¨ã€‚  
  *FeVar/FeFET use CMOS-BEOL compatible TiN/HZO/TiN stacks.*  

- BAW/FBARã¯ **æ•™è‚²ç‰ˆãƒ¢ãƒ‡ãƒ«**ã¨ã—ã¦ç°¡ç•¥åŒ–ã—ãŸæ§‹æˆã‚’ç¤ºã™ã€‚  
  *BAW/FBAR shown here as simplified educational structure.*  

---

## ğŸ”— é–¢é€£ãƒ•ãƒ­ãƒ¼ãƒªãƒ³ã‚¯ / *Related Full Flows*  

| ãƒªãƒ³ã‚¯ / Link | å†…å®¹ / Description |
|---------------|--------------------|
| ğŸ“˜ [0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table.md) | å¤§å…ƒã¨ãªã‚‹FeRAMãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«, å®Œå…¨ç‰ˆï¼‰<br>*Root FeRAM process flow (educational, full version)* |
| ğŸ“˜ [CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ](https://samizo-aitl.github.io/Edusemi-Plus/applied-devices/rf-devices/proposal/018um_rfcmos_rfproposal.md) | CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ<br>*Proposal: CMOS-integrated RF Devices* |

---

## ğŸ‘¤ **åŸ·ç­†è€… / Author**

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
