{"related:i4AzNFePB0oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"CMOS: circuit design, layout, and simulation","url":"https://books.google.com/books?hl=en&lr=&id=payXDwAAQBAJ&oi=fnd&pg=PR33&dq=related:i4AzNFePB0oJ:scholar.google.com/&ots=fB4Ca89Z-j&sig=O1oOnCozuJEnfBLqsUHyZstLeT0","authors":["RJ Baker"],"year":2019,"numCitations":4824,"pdf":"https://www.researchgate.net/profile/R_Baker7/publication/293483224_CMOS_Circuit_Design_Layout_and_Simulation_Second_Edition/links/56c89d2908ae110637078003/CMOS-Circuit-Design-Layout-and-Simulation-Second-Edition.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5334389888344359051&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:i4AzNFePB0oJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5334389888344359051&hl=en&as_sdt=0,5","publication":"books.google.com","p":1,"exp":1596906115832},{"title":"IEEE Press 445 Hoes Lane Piscataway, NJ 08854","url":"https://www.researchgate.net/profile/R_Baker7/publication/293483229_CMOS_Circuit_Design_Layout_and_Simulation_Revised_Second_Edition/links/56c8a2fb08aee3cee53d6f0d/CMOS-Circuit-Design-Layout-and-Simulation-Revised-Second-Edition.pdf","authors":["ME EI"],"year":0,"numCitations":0,"pdf":"https://www.researchgate.net/profile/R_Baker7/publication/293483229_CMOS_Circuit_Design_Layout_and_Simulation_Revised_Second_Edition/links/56c8a2fb08aee3cee53d6f0d/CMOS-Circuit-Design-Layout-and-Simulation-Revised-Second-Edition.pdf","relatedUrl":"http://scholar.google.com/scholar?q=related:axKCXZKZIrIJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12835990741872415339&hl=en&as_sdt=0,5","publication":"researchgate.net"},{"title":"CMOS analog circuit design","url":"https://books.google.com/books?hl=en&lr=&id=N42wM6vtAhkC&oi=fnd&pg=PP2&dq=related:i4AzNFePB0oJ:scholar.google.com/&ots=Rutoz9e90P&sig=ZBd5UEkel2qplmH12m3Zhyw0WjY","authors":["PE Allen","PE Allen DR Holberg"],"year":2011,"numCitations":4914,"citationUrl":"http://scholar.google.com/scholar?cites=6255218788364511515&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:G-nQsFgAz1YJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6255218788364511515&hl=en&as_sdt=0,5","publication":"books.google.com"},{"title":"Digital-domain calibration of multistep analog-to-digital converters","url":"https://ieeexplore.ieee.org/abstract/document/173093/","authors":["SH Lee","SH Lee BS Song"],"year":1992,"numCitations":258,"citationUrl":"http://scholar.google.com/scholar?cites=5801454503689442856&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:KNb_OCLoglAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5801454503689442856&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications","url":"https://ieeexplore.ieee.org/abstract/document/168943/","authors":["SH Lewis"],"year":1992,"numCitations":257,"citationUrl":"http://scholar.google.com/scholar?cites=8747484534124508921&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-fa2btZOZXkJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8747484534124508921&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Circuit design of current driving A/D converter","url":"https://www.koreascience.or.kr/article/ArticleFullRecord.jsp?cn=HOJBC0_2007_v11n11_2100","authors":["JG Lee","JG Lee WJ Oh","JG Lee WJ Oh MS Kim"],"year":2007,"numCitations":0,"relatedUrl":"http://scholar.google.com/scholar?q=related:pHaWN3BvKa0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12477626770366297764&hl=en&as_sdt=0,5","publication":"koreascience.or.kr"},{"title":"The an of analog layout","url":"https://www.docketalarm.com/cases/PTAB/IPR2014-00546/Inter_Partes_Review_of_U.S._Pat._8405147/docs/07-10-2014-PM-24673/Exhibit-2003-Ex_2003___Art_of_Analog_Layout.pdf","authors":["A Hastings"],"year":2001,"numCitations":1354,"pdf":"https://www.docketalarm.com/cases/PTAB/IPR2014-00546/Inter_Partes_Review_of_U.S._Pat._8405147/docs/07-10-2014-PM-24673/Exhibit-2003-Ex_2003___Art_of_Analog_Layout.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12105669283213103514&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:mlFGEhP6_6cJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12105669283213103514&hl=en&as_sdt=0,5","publication":"docketalarm.com"},{"title":"運用於管線式類比數位轉換器中以切換運算放大器架構為基礎之低電壓低功率電路設計技術","url":"https://www.airitilibrary.com/Publication/alDetailedMesh?docid=U0026-0812200914300134","authors":["HH Ou"],"year":2008,"numCitations":0,"relatedUrl":"http://scholar.google.com/scholar?q=related:DVETG9jJB7gJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","publication":"airitilibrary.com"}]}