xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s002: Started on Mar 05, 2025 at 09:54:42 CET
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
	-linedebug
	-gui
xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
file: ../Verilog/RTL/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/alu_control.v
	module worklib.alu_control:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/branch_unit.v
	module worklib.branch_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/control_unit.v
	module worklib.control_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/immediate_extend_unit.v
	module worklib.immediate_extend_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/mux_2.v
	module worklib.mux_2:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/pc.v
	module worklib.pc:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/register_file.v
	module worklib.register_file:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn.v
	module worklib.reg_arstn:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn_en.v
	module worklib.reg_arstn_en:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/sram.v
	module worklib.sram_BW32:v
		errors: 0, warnings: 0
	module worklib.sram_BW64:v
		errors: 0, warnings: 0
file: ../Verilog/cpu_tb.v
	module worklib.cpu_tb:v
		errors: 0, warnings: 0
file: ../Verilog/sky130_sram_2rw.v
	module worklib.sky130_sram_2rw_32x128_32:v
		errors: 0, warnings: 0
	module worklib.sky130_sram_2rw_64x128_64:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.branch_unit:v <0x5d05d8fc>
			streams:   2, words:  1159
		worklib.alu:v <0x103492e9>
			streams:   7, words: 11024
		worklib.alu_control:v <0x31aa427b>
			streams:   3, words:  3084
		worklib.control_unit:v <0x5b352062>
			streams:   1, words: 11724
		worklib.sky130_sram_2rw_64x128_64:v <0x680db8e8>
			streams:   4, words:  6070
		worklib.sky130_sram_2rw_32x128_32:v <0x38cbf6c4>
			streams:   6, words:  5178
		worklib.reg_arstn_en:v <0x7d8def18>
			streams:   5, words:  2171
		worklib.mux_2:v <0x0f2cdd14>
			streams:   1, words:   894
		worklib.pc:v <0x0ae6aa05>
			streams:   5, words:  2297
		worklib.immediate_extend_unit:v <0x2c9348a3>
			streams:   3, words:  4480
		worklib.cpu_tb:v <0x265b46ab>
			streams:  27, words: 95808
		worklib.sram_BW32:v <0x1b3a31f0>
			streams:  11, words:  7043
		worklib.sram_BW64:v <0x5c998952>
			streams:  11, words:  7150
		worklib.register_file:v <0x7b8d7216>
			streams:   5, words:  7431
		worklib.cpu:v <0x48d21f96>
			streams:   3, words:   581
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18      15
		Registers:              103     100
		Scalar wires:            31       -
		Expanded wires:          32       1
		Vectored wires:          38       -
		Always blocks:           40      37
		Initial blocks:           3       3
		Cont. assignments:        4       4
		Pseudo assignments:      33       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> 